## **TOSHIBA**

TOSHIBA Original CMOS 32-Bit Microcontroller

# TLCS-900/H2 Series

TMP94C241C

## **TOSHIBA CORPORATION**

**Semiconductor Company** 

#### **Preface**

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

#### \*\*CAUTION\*\*

#### How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode (RUN is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

## CMOS 32-bit Microcontroller TMP94C241CF

#### Outline and Device Characteristics

TMP94C241C is high-speed advanced 32-bit microcontroller developed for controlling equipment which processes mass data.

TMP94C241C is a microcontroller which has a high-performance CPU (900/H2 CPU) and various built-in I/Os. And TMP94C241C is enhanced memory interface functions. TMP94C241CF is housed in an 160-pin mini flat package.

Device characteristics are as follows:

- (1) CPU: 32-bit CPU (900/H2 CPU)
  - Compatible with TLCS-900, 900/L, 900/L1, 900/H's instruction code
  - 16 Mbytes of linear address space
  - General-purpose registers and register banks
  - Micro DMA: 8 channels (250 ns/4 bytes at 20 MHz)
- (2) Minimum instruction execution time: 50 ns (at 20 MHz)
- (3) Internal memory

Internal RAM: 2 Kbytes (can use for code section)

Internal ROM: None

- (4) External memory expansion
  - Expandable up to 16 Mbytes (shared program/data area)
  - Can simultaneously support 8-/16-bit width external data bus
- (5) Memory controller
  - Chip select output: 6 channels
- (6) DRAM controller: 2 channels

Direct interface (supported 8-/16-/32-bit external data bus)

(7) 8-bit timer: 4 channels

030619EBP1

• The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are

• The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.
 TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law

- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

94C241C-1 2005-05-10

- (8) 16-bit timer: 4 channels
- (9) Serial interface: 2 channels
- (10) 10-bit AD converter: 8 channels (with sample hold circuit)
- (11) 8-bit DA converter: 2 channels (with CMOS-AMP)
- (12) Watchdog timer
- (13) Interrupt controller

18 internal interrupts

10 external interrupts

- (14) I/O port: 64 pins
- (15) Package: 160-pin QFP (P-QFP160-2828-0.65A)




Figure 1.1 TMP94C241C Block Diagram

## 2. Pin Assignment and Functions

#### 2.1 Pin Assignment (Top view)




Figure 2.1 Pin Assignment

**TOSHIBA** 

## 2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2.1 Pin Names and Functions (1/6)

Pin name	Number of pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port
D0 to D7	(TTL)	I/O	Data: 0 to 7 for data bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P10 to P17	8	I/O	Port 1: I/O port
D8 to D15	(TTL)	I/O	Data: 8 to 15 for data bus
			If TMP94C241C is external ROM type and is start with 16- or 32-bit data bus, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P20 to P27	8	I/O	Port 2: I/O port
D16 to D23	(TTL)	I/O	Data: 16 to 23 for data bus
			If TMP94C241C is external ROM type and is start with 32-bit data bus, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P30 to P37	8	I/O	Port 3: I/O port
D24 to D31	(TTL)	I/O	Data: 24 to 31 for data bus
			If TMP94C241C is external ROM type and is start with 32-bit data bus, these pins are initialized
			to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P40 to P47	8	I/O	Port 4: I/O port
A0 to A7		Output	Address: 0 to 7 for address bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins don't change.
P50 to P57	8	I/O	Port 5: I/O port
A8 to A15		Output	Address: 8 to 15 for address bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins don't change.
P60 to P67	8	I/O	Port 6: I/O port
A16 to A23		Output	Address: 16 to 23 for address bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins don't change.
P70	1	Output	Port 70: Output port (output "high" when initialized)
RD		Output	Read: Strobe signal for reading external memory
			When TMP94C241C doesn't access external memory, doesn't output strobe.
D74		0	TMP94C241C is external ROM type, these pins are initialized to this function.
P71	1	Output	Port 71: Output port (output "high" when initialized)
WRLL		Output	Write LL: Strobe signal for writing data on pins D0 to D7
			When TMP94C241C doesn't access external memory, doesn't output strobe.

Table 2.2.2 Pin Names and Functions (2/6)

Pin name	Number of pins	I/O	Functions
P72 WRLH	1	Output Output	
P73 WRHL	1	Output Output	Port 73: Output port (output "high" when initialized) Write HL: Strobe signal for writing data on pins D16 to D23 When TMP94C241C doesn't access external memory, doesn't output strobe.
P74 WRHH	1	Output Output	Port 74: Output port (output "high" when initialized) Write HH: Strobe signal for writing data on pins D24 to D31 When TMP94C241C doesn't access external memory, doesn't output strobe.
P75 BUSRQ	1	I/O Input	Port 75: I/O port Bus request: Signal used to request high impedance for memory interface signals. If these signals are used as port, there are not change. The memory interface signals are follows:  A0 to A23, D0 to D31, /RD, /WRLL, /WRLH, /WRHL, /WRHH, The output signals of memory controller.
P76 BUSAK	1	Output Output	Port 76: Output port (output "high" when initialized) Bus acknowledge: Signal indicating that request of /BUSRQ signal is accepted.
P80 CS0	1	Output Output	Port 80: Output port (output "high" when initialized) Chip select 0: Outputs "low" if address is within specified address area.
P81 CS1 RAS0	1	Output	Port 81: Output port (output "high" when initialized) Chip select 1: Outputs "low" if address is within specified address area. Row address strobe 0: Outputs /RAS strobe for DRAM if address is within specified address area.
P82 CS2	1	Output Output	Port 82: Output port (output "high" when initialized) Chip select 2: Outputs "low" if address is within specified address area.
P83 CS3 RAS1	1	Output Output Output	Port 83: Output port (output "high" when initialized) Chip select 3: Outputs "low" if address is within specified address area. Row address strobe 1: Outputs /RAS strobe for DRAM if address is within specified address area
P84 CS4	1	Output Output	Port 84: Output port (output "high" when initialized) Chip select 4: Outputs "low" if address is within specified address area.
P85 CS5	1	Output Output	Port 85: Output port (output "high" when initialized) Chip select 5: Outputs "low" if address is within specified address area.
P86 WAIT	1	I/O Input	Port 86: I/O port Wait: Signal used to request CPU bus wait

Table 2.2.3 Pin Names and Functions (3/6)

Pin name	Number of pins	I/O	Functions
PA0 CAS0 LCAS0	1	Output Output Output	Port A0: Output port (output "high" when initialized) Column address strobe 0: Outputs /CAS strobe for DRAM if address is within specified address area. Lower column address strobe 0: Outputs lower /CAS strobe for DRAM if address is within specified address area.
PA1 UCAS0	1	Output Output	Port A1: Output port (output "high" when initialized) Upper Column address strobe 0: Outputs upper /CAS strobe for DRAM if address is within specified address area.
PA2 OE0	1	Output Output	Port A2: Output port (output "high" when initialized) Output enable 0: Outputs read enable signal for DRAM.
PA3 OE1	1	Output Output	Port A3: Output port (output "high" when initialized) Output enable 1: Outputs read enable signal for DRAM.
PA4 WE0	1	Output Output	Port A4: Output port (output "high" when initialized) Write enable 0: Outputs write enable signal for DRAM.
PB0 CAS1 LCAS1	1	Output	Port B0: Output port (output "high" when initialized) Column address strobe 1: Outputs /CAS strobe for DRAM if address is within specified address area. Lower column address strobe 1: Outputs lower /CAS strobe for DRAM if address is within specified address area. Lower lower column address strobe 1: Outputs lower lower /CAS strobe for DRAM if address is within specified address area.
PB1 UCAS1 LUCAS1	1	Output Output Output	Port B1: Output port (output "high" when initialized) Upper Column address strobe 1: Outputs upper /CAS strobe for DRAM if address is within specified address area. Lower upper column address strobe 1: Outputs lower upper /CAS strobe for DRAM if address is within specified address area.
PB2 HLCAS1	1	Output Output	Port B2: Output port (output "high" when initialized) Heighten lower column address strobe 1: Outputs heighten lower /CAS strobe for DRAM if address is within specified address area.
PB3 HUCAS1	1	Output Output	Port B3: Output port (output "high" when initialized) Heighten upper column address strobe 1: Outputs heighten upper /CAS strobe for DRAM if address is within specified address area.
PB4 WE1	1	Output Output	Port B4: Output port (output "high" when initialized) Write enable 1: Outputs write enable signal for DRAM.

Table 2.2.4 Pin Names and Functions (4/6)

Pin name	Number of pins	I/O	Functions
PC0 TO1 TO7	1	I/O Output Output	Port C0: I/O port Timer output 1: 8-bit timer 0 or 1 output Timer output 7: 16-bit timer 7 output
PC1 TO3 TOB	1	I/O Output Output	Port C1: I/O port Timer output 3: 8-bit timer 2 or 3 output Timer output B: 16-bit timer B output
PD0 TO4	1	I/O Output	Port D0: I/O port Timer output 4: 16-bit timer 4 output
PD1 TI4 INT4	1	I/O Input Input	Port D1: I/O port Timer input 4: 16-bit timer 4 input Interrupt request pin 4: Interrupt request pin with programmable rising / falling edge
PD2 TI5 INT5	1	I/O Input Input	Port D2: I/O port Timer input 5: 16-bit timer 4 input Interrupt request pin 5: Interrupt request pin with rising edge
PD4 TO6	1	I/O Output	Port D4: I/O port Timer output 6: 16-bit timer 6 output
PD5 TI6 INT6	1	I/O Input Input	Port D5: I/O port Timer input 6: 16-bit timer 6 input Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge
PD6 TI7 INT7	1	I/O Input Input	Port D6: I/O port Timer input 7: 16-bit timer 6 input Interrupt request pin 7: Interrupt request pin with rising edge
PE0 TO8	1	I/O Output	Port E0: I/O port Timer output 8: 16-bit timer 8 output
PE1 TI8 INT8	1	I/O Input Input	Port E1: I/O port Timer input 8: 16-bit timer 8 input Interrupt request pin 8: Interrupt request pin with programmable rising / falling edge
PE2 TI9 INT9	1	I/O Input Input	Port E2: I/O port Timer input 9: 16-bit timer 8 input Interrupt request pin 9: Interrupt request pin with rising edge
PE4 TOA	1	I/O Output	Port E4: I/O port Timer output A: 16-bit timer A output
PE5 TIA INTA	1	I/O Input Input	Port E5: I/O port Timer input A: 16-bit timer A input Interrupt request pin A: Interrupt request pin with programmable rising/falling edge
PE6 TIB INTB	1	I/O Input Input	Port E6: I/O port Timer input B: 16-bit timer A input Interrupt request pin B: Interrupt request pin with rising edge

Table 2.2.5 Pin Names and Functions (5/6)

Pin name	Number of pins	I/O	Functions
PF0 TXD0	1	I/O Output	Port F0: I/O port Serial send data 0 (open drain output is available)
PF1 RXD0	1	I/O Input	Port F1: I/O port Serial receive data 0
PF2 CTS0 SCLK0	1	I/O Input I/O	Port F2: I/O port Serial data receive enable 0 Serial clock I/O 0
PF4 TXD1	1	I/O Output	Port F4: I/O port Serial send data 1 (open drain output is available)
PF5 RXD1	1	I/O Input	Port F5: I/O port Serial receive data 1
PF6 CTS1 SCLK1	1	I/O Input I/O	Port F6: I/O port Serial data receive enable 1 Serial clock I/O 1
PG0 to PG7 AN0 to AN7	8	Input Input	Port G: Input port Analog input: Input to 10-bit AD converter
DAOUT0	1	Output	DA output 0: Output from 8-bit DA converter 0
DAOUT1	1	Output	DA output 1: Output form 8-bit DA converter 1
PH0 TC0	1	I/O Output	Port H0: I/O port Terminal count 0: Outputs "high" strobe when counter value of micro-DMA channel 0 is "0".
PH1 TC1	1	I/O Output	Port H1: I/O port Terminal count 1: Outputs "high" strobe when counter value of micro-DMA channel 1 is "0".
PH2 TC2	1	I/O Output	Port H2: I/O port Terminal count 2: Outputs "high" strobe when counter value of micro-DMA channel 2 is "0".
PH3 TC3	1	I/O Output	Port H3: I/O port Terminal count 3: Outputs "high" strobe when counter value of micro-DMA channel 3 is "0".
PH4 INT0	1	I/O Input	Port H4: I/O port (schmitt input) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge. (schmitt input)
PZ0 to PZ7	8	I/O	Port Z: I/O port
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program. (schmitt input)
WDTOUT	1	Output	Watchdog timer output pin

Table 2.2.6 Pin Names and Functions (6/6)

Pin name	Number of pins	I/O	Functions
AM0, 1	2	Input	Address mode: Selects external Data Bus width.  AM1 = "low" AM0 = "low": Start with 8-bit external Data Bus  AM1 = "low" AM0 = "high": Start with 16-bit external Data Bus  AM1 = "high" AM0 = "low": Start with 32-bit external Data Bus  AM1 = "high" AM0 = "high": Don't use this setting
TESTO, 1	2	Input	Test: Input "low" when using
CLK	1	Output	Clock output: Outputs system clock
X1/X2	2	I/O	Oscillator connecting pin
RESET	1	Input	Reset: Initializes LSI (with pull-up resistor) (schmitt input)
VREFH	1	Input	Pin for reference voltage input to AD converter ("high" level)
VREFL	1	Input	Pin for reference voltage input to AD converter ("low" level)
DAREFH	1	Input	Pin for reference voltage input to DA converter ("high" level)
DAREFL	1	Input	Pin for reference voltage input to DA converter ("low" level)
ADVCC	1		Power supply pin for 10-bit AD converter
ADVSS	1		GND pin for 10-bit AD converter (0V)
DAVCC	1		Power supply pin for 8-bit DA converter
DAVSS	1		GND pin for 8-bit DA converter (0V)
CLVCC	1	V <del></del> 1:	Power supply pin for clock doubler
CLVSS	1		GND pin for clock doubler
DVCC	8	-	Power supply pin ( + 5V) (Connect all DVCC pins to +5V.)
DVSS	8		GND pin (0V) (Connect all DVSS pins to GND(0V).)

## 3. Operation

The following is a block-by-block description of the functions and basic operation of TMP94C241C.

#### 3.1 CPU

TMP94C241C contains an advanced, high-speed 32-bit CPU (900/H2 CPU).

#### 3.1.1 CPU Outline

 $900/\mathrm{H2}$  CPU is high-speed and high-performance CPU based on  $900/\mathrm{H}$  CPU.  $900/\mathrm{H2}$  CPU has expanded 32-bit internal and external data bus to process instructions more quickly.

Outline of 900/H2 CPU are as follows:

	900/H2 CPU
Width of CPU Address Bus	24-bit
Width of CPU Data Bus	32-bit
Internal Operating Frequency	20 MHz
Minimum Bus Cycle	1-clock access (50ns @ 20 MHz)
Bus Sizing Function	8/16/32-bit
Internal RAM	32-bit 1-clock access
Internal I/O	8/16/32-bit 2-clock access
External Device	8/16/32-bit 2-clock access (can insert some waits)
Minimum Instruction Execution Cycle	1-clock
Conditional Jump	2-clock
Instruction Queue Buffer	12-byte
Instruction Set	No MIN instruction No LDX instruction
CPU mode	No MIN (minimum) mode
Micro DMA	8-channel

#### 3.1.2 Reset Operation

When resetting the TMP94C241C microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the  $\overline{\text{RESET}}$  input to low level at least for 10 system clocks (2  $\mu$ s at 10 MHz).

When the reset is accept, the CPU:

 Set the program counter (PC) to the reset vector stored at addresses FFFF00H to FFFF02H.

PC (7:0) ← Value at address FFFF00H PC (15:8) ← Value at address FFFF01H PC (23:16) ← Value at address FFFF02H

- Sets the stack pointer (XSP) to 00000000H
- Sets bits IFF2 to IFF0 of the status register (SR) to 111 (this sets the interrupt level mask register to level 7).
- Clears bits RFP1 to 0 of the status register (SR) to 00 (this sets the register banks to 0).

After reset is released, the CPU begins execution from the instruction at the location specified in the PC. Other than the changes described above, reset does not alter any internal CPU registers.

When reset is accepted, processing of the internal I/O, port, and other pins are as follows:

- Initializes the internal I/O registers as table of "Special Function Register" in section 5.
- Set ports pins to general-purpose input port mode.
- Set the WDTOUT pin to "Low". (However, when reset is released, sets to "High".)

When external reset is released, built-in clock doubler begins operation and after the stable time (2<sup>14</sup> external clock cycles: 1.6 ms at 10 MHz) elapse of the circuit, internal reset is released.

The operation of memory controller and DRAM controller cannot be insured until power supply becomes stable after power-on reset. The external RAM data provided before turning on the TMP94C241C may be spoiled because the control signals are unstable until power supply becomes stable after power on reset.

#### 3.1.3 Data bus size after reset release

The start data bus size is determined depending on the state of a AM1/AM0 pins just after reset release. Then, the external memory is accessed as follows.

AM1	AM0	Start mode
"0"	"0"	8 bit data bus (1wait)
"0"	"1"	16 bit data bus (1wait)
"1"	"0"	32 bit data bus (1wait)
<b>″1</b> ″	″1″	Don't use this setting


For the details, refer to section 3.6 "Memory Controller".

#### 3.1.4 Setting of TEST0, TEST1

Connect TEST0, TEST1 pin to "GND" to use.

### 3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP94C241C.



Note 1: Emulator control area is for emulator, it is mapped F00000H to F10000H address. Don't use this area. On emulator  $\overline{\text{WR}}$  signal and  $\overline{\text{RD}}$  signal are asserted, when this area is accessed. Be careful to use external memory.

Note 2: Don't use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved.

Figure 3.2.1 Memory Map

## 4. Electrical Characteristics

#### 4.1 Maximum Ratings

Symbol	Parameter	Rating	Unit
V cc	Power Supply Voltage	- 0.5 to 6.5	V
VIN	Input Voltage	- 0.5 to Vcc + 0.5	V
$\Sigma$ IOL	Output Current (total)	120	mA
ΣΙΟΗ	Output Current (total)	- 120	mA
PD	Power Dissipation (Ta = 70°C)	600	mW

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

#### 4.2 DC Electrical Characteristics

 $Vcc = 5V \pm 10\%$ , TA = -20 to 70°C

X1 = 8 to 10 MHz (Internal operation = 16 to 20 MHz)

Symbol	Parameter	Min	Max	Unit	<b>Test Condition</b>
V ILO	Input Low Voltage P00 to P07 (D0 to 7) P10 to P17 (D8 to 15) P20 to P27 (D16 to 23) P30 to P37 (D24 to 31)	-0.3	0.8	V	
V IL1	Input Low Voltage P40 to P47 P50 to P57 P60 to P67 P75 P86 PC0, PC1 PD0 to PD2, PD4 to PD6 PE0 to PE2, PE4 to PE6 PF0 to PF2, PF4 to PF6 PG0 to PG7 PH0 to PH3 PZ0 to PZ7	-0.3	0.3*Vcc	V	
V IL2	Input Low Voltage PH4 (INT0) NMI RESET	-0.3	0.25*Vcc	V	
V IL3	Input Low Voltage AM0, AM1 TEST0, TEST1	-0.3	0.3	V	
VIL4	Input Low Voltage X1	-0.3	0.2*Vcc	V	24
V IHO	Input High Voltage P00 to P07 (D0 to 7) P10 to P17 (D8 to 15) P20 to P27 (D16 to 23) P30 to P37 (D24 to 31)	2.2	Vcc + 0.3	V	

Note: Typical value are for Ta = 25°C and Vcc = 5 V unless otherwise noted.

Symbol	Parameter	Min	Max	Unit	Test Condition
V IH1	Input High Voltage P40 to P47 P50 to P57 P60 to P67 P75 P86 PC0, PC1 PD0 to PD2, PD4 to PD6 PE0 to PE2, PE4 to PE6 PF0 to PF7 PH0 to PH3 PZ0 to PZ7	0.7*Vcc	Vcc + 0.3	V	
V IH2	Input High Voltage PH4 (INT0) NMI RESET	0.75*Vcc	Vcc + 0.3	V	
V IH3	Input High Voltage AM0, AM1 TEST0, TEST1	Vcc-0.3	Vcc + 0.3	V	
V IH4	Input High Voltage X1	0.8*Vcc	Vcc + 0.3	V	
V OL	Output Low Voltage		0.45	V	IOL = 1.6 mA
V OH0	Output High Voltage	2.4		V	$IOH = -400 \mu A$
V OH1	Output High Voltage	0.75*Vcc		V	IOH = - 100μA
V OH2	Output High Voltage	0.9*Vcc		V	$IOH = -20\mu A$
LLI	Input Leakage Current	0.02 (typ.)	±5	μΑ	0.0V≦Vin≦Vcc
1 L0	Output Leakage Current	0.05 (typ.)	± 10	μΑ	0.2V ≤ Vin ≤ Vcc - 0.2 V
l cc0	Operating Current (NORMAL)	90	108	mA	X1 = 10 MHz (Internal 20 MHz)
l cc1	RUN	50	70	mA	X1 = 10 MHz (Internal 20 MHz)
l cc2	IDLE	5	20	mA	X1 = 10 MHz (Internal 20 MHz)
I cc3	STOP	0.5	50	μΑ	0.2 V ≤ Vin ≤ Vcc – 0.2 V Ta = – 20 to 70°C
I cc4	STOP		10	μΑ	0.2 V ≦ Vin ≦ Vcc − 0.2 V Ta = 0 to 50°C
V STOP	Power Down Voltage @ STOP (for internal RAM back-up)	2.0	6.0	V	VIL2 = 0.2*Vcc VIH2 = 0.8*Vcc
RRST	Pu <u>ll Up</u> Registance RESET	50	150	kΩ	
CIO	Pin Capacitance		10	pF	fc = 1 MHz
VTH	Schmitt Width PH4 (INT0) NMI RESET	0.4	1.0 (typ)	V	

#### 4.3 AC Electrical Characteristics

#### 4.3.1 Basic Bus Cycle

#### (1) Read cycle

 $Vcc = 5 V \pm 10\%$ , TA = -20 to 70°C (Internal 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@ 20 MHz	@ 16 MHz	Unit
1	tosc	OSC period (X1/X2)	100	125	100	125	ns
2	t <sub>CYC</sub>	System Clock Period (= T)	50	62.5	50	62.5	ns
3	t <sub>CL</sub>	CLK Low Width	0.5 × T – 15		10	16	ns
4	t <sub>CH</sub>	CLK High Width	0.5 × T – 15		10	16	ns
5-1	t <sub>AD</sub>	A0 to A23 $\rightarrow$ D0 to D31 Input at 0 waits		2.0 × T – 50	50	75	ns
5-2	t <sub>AD3</sub>	A0 to A23 $\rightarrow$ D0 to D31 Input at 1 wait		3.0 × T – 50	100	138	ns
6-1	t <sub>RD</sub>	RD Fall → D0 to D31 Input at 0 waits		1.5 × T – 45	30	49	ns
6-2	t <sub>RD3</sub>	RD Fall → D0 to D31 Input at 1 wait		2.5 × T – 45	80	111	ns
7-1	t <sub>RR</sub>	RD Low Width at 0 waits	1.5 × T – 20		55	74	ns
7-2	t <sub>RR3</sub>	RD Low Width at 1 wait	2.5 × T – 20		105	136	ns
8	t <sub>AR</sub>	A0 to A23 Valid $\rightarrow \overline{RD}$ Fall	$0.5\times T-20$		5	11	ns
9	t <sub>RK</sub>	$\overline{\text{RD}} \text{ Fall} \rightarrow \text{CLK Fall}$	$0.5\times T-20$		5	11	ns
10	t <sub>HA</sub>	A0 to A23 Invalid → D0 to D31 Hold	0		0	0	ns
11	t <sub>HR</sub>	RD Rise → D0 to D31 Hold	0		0	0	ns
12	t <sub>APR</sub>	A0 to A23 Valid → PORT Input		2.0 × T – 120	-20	5	ns
13	t <sub>APH</sub>	A0 to A23 Valid → PORT Hold	2.0 × T		100	125	ns
14	t <sub>TK</sub>	WAIT Set-up Time	15		15	15	ns
15	t <sub>KT</sub>	WAIT Hold Time	5		5	5	ns

#### (2) Write cycle

Vcc = 5 V  $\pm$ 10%, TA = -20 to 70°C (Internal 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@ 20 MHz	@ 16 MHz	Unit
1	tosc	OSC Period (X1 / X2)	100	125	100	125	ns
2	t <sub>CYC</sub>	System Clock Period (= T)	50	62.5	50	62.5	ns
3	t <sub>CL</sub>	CLK Low Width	0.5 × T – 15		10	16	ns
4	tcH	CLK High Width	0.5 × T – 15		10	16	ns
5-1	$t_{DW}$	D0 to D31 Valid $\rightarrow \overline{WRxx}$ Rise at 0 waits	1.25 × T – 35		28	43	ns
5-2	t <sub>DW3</sub>	D0 to D31 Valid $\rightarrow \overline{WRxx}$ Rise at 1 wait	2.25 × T – 35		78	106	ns
6-1	t <sub>WW</sub>	WRxx Low Width at 0 waits	$1.25\times T-30$		33	48	ns
6-2	t <sub>WW3</sub>	WRxx Low Width at 1 wait	$2.25\times T-30$		83	111	ns
7	t <sub>AW</sub>	A0 to A23 Valid $\rightarrow \overline{\text{WRxx}}$ Fall	$0.5 \times T - 20$		5	11	ns
8	t <sub>WK</sub>	$\overline{\text{WRxx}}$ Fall $\rightarrow$ CLK Fall	$0.5 \times T - 20$		5	11	ns
9	$t_{WA}$	$\overline{\text{WRxx}}$ Rise $\rightarrow$ A0 to A23 Hold	$0.25\times T-5$		8	11	ns
10	$t_{WD}$	$\overline{\text{WRxx}}$ Rise $\rightarrow$ D0 to D31 Hold	$0.25 \times T - 5$		8	11	ns
11	t <sub>APW</sub>	A0 to A23 Valid $\rightarrow$ PORT Output		$2.0\times T+70$	170	195	ns
12	t <sub>TK</sub>	WAIT Set-up Time	15		15	15	ns
13	t <sub>KT</sub>	WAIT Hold Time	5		5	5	ns
14	t <sub>RDO</sub>	$\overline{\text{RD}} \ \text{Rise} \rightarrow \text{D0 to D31 Output}$	0.5 × T – 5		20	26	ns

#### AC condition

Output: P0 to P3 (D0 to D31), P4 to P6 (A0 to A23), P70 (RD), P71 to P74 (WRxx)

High 2.0 V, Low 0.8 V, CL = 50 pF

Others

High 2.0 V, Low 0.8 V, CL = 50 pF


Input: P0 to P3 (D0 to D31)

High 2.4 V, Low 0.45 V

Others

High 0.8 Vcc, Low 0.2 Vcc


#### (1) Read cycle (0 Waits)



Note 1: The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example.


Note 2: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as  $\overline{\text{RD}}$  and  $\overline{\text{CS}}$  are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

#### (2) Write cycle (0 waits)




- Note 1: The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example.
- Note 2: WRXX shows WRLL, WRLH, WRHL, WRHH.
- Note 3: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as  $\overline{\text{WR}}$  and  $\overline{\text{CS}}$  are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

#### (3) Read cycle (1 wait)



#### (4) Write cycle (1 wait)



#### 4.3.2 Page ROM Read Cycle

#### (1) 3-2-2-2 mode

 $V_{CC}$  = 5 V  $\pm$  10%, TA = -20 to 70°C (Internal 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
1	tcyc	System Clock Period ( = T)	50	62.5	50	62.5	ns
2	t <sub>AD2</sub>	A0, A1 $\rightarrow$ D0 to D31 Input		1.0×T-50	50	75	ns
3	t <sub>AD3</sub>	A2 to A23 → D0 to D31 Input		3.0×T-50	100	138	ns
4	t <sub>RD3</sub>	RD Fall → D0 to D31 Input		2.5×T-45	80	111	ns
5	t <sub>HA</sub>	A0 to A23 Invalid → D0 to D31 Hold	0		0	0	ns
6	t <sub>HR</sub>	RD Rise → D0 to D31 Hold	0		0	0	ns

#### **AC Condition**

Output: P4 to P6 (A0 to A23), P70 (RD)

High = 2.0V, Low = 0.8V, CL = 50pF


CLK, P82 (CS2)

High = 2.0V, Low = 0.8V, CL = 50pF

Input: P0 to P3 (D0 to D31)

High = 2.4V, Low = 0.45V

#### (2) Page ROM read cycle (3-2-2-2 mode)



## 4.3.3 DRAM Bus Cycle

 $V_{CC} = 5~V \pm 10\%,~TA = -20~to~70^{\circ}C$  (Internal 16 to 20 MHz)

No.         Symbol         Parameter           1         t <sub>CYC</sub> System Clock Period (= T)           2         t <sub>RC</sub> RAS Cycle Time           3         t <sub>PC</sub> Page Mode Cycle Time           4-1         t <sub>RAC</sub> RAS Access Time           4-2         t <sub>RAC4</sub> RAS Access Time @ 4 Clock Access           5         t <sub>CAC</sub> CAS Access Time           6-1         t <sub>AA</sub> Column Address Access Time           6-2         t <sub>AA2</sub> Column Address Access Time           @ Page Mode         @ 4 Clock Access           7         t <sub>CPA</sub> CAS Pre-charge Access Time           8         t <sub>OFF</sub> Input Data Hold Time           9         t <sub>RP</sub> RAS Pre-charge Time	Min 50 3.00 × T 2.00 × T  0 1.25 × T – 20	Max 62.5  1.75 × T - 45 2.75 × T - 45 1.00 × T - 40 1.25 × T - 45 2.00 × T - 45 2.25 × T - 45 2.00 × T - 45	50 150 100 43 93 10 18 55 68	@16 MHz 62.5 188 125 64 127 23 33 80 96	ns ns ns ns ns ns ns ns ns
2         tRC         RAS         Cycle Time           3         tpC         Page Mode Cycle Time           4-1         tRAC         RAS         Access Time           4-2         tRAC4         RAS         Access Time @ 4 Clock Access           5         tCAC         CAS         Access Time           6-1         tAA         Column Address Access Time           6-2         tAA2         Column Address Access Time           @ Page Mode         @ 4 Clock Access           6-3         tAA4         Column Address Access Time           @ 4 Clock Access         Time           0         4 Clock Access           7         tCPA         CAS           8         tOFF         Input Data Hold Time	3.00 × T 2.00 × T	$1.75 \times T - 45$ $2.75 \times T - 45$ $1.00 \times T - 40$ $1.25 \times T - 45$ $2.00 \times T - 45$ $2.25 \times T - 45$	150 100 43 93 10 18 55 68	188 125 64 127 23 33 80	ns ns ns ns ns ns ns ns
3 tpC Page Mode Cycle Time  4-1 trac RAS Access Time  4-2 trac4 RAS Access Time @ 4 Clock Access  5 tcAC CAS Access Time  6-1 trac Column Address Access Time  6-2 trac Column Address Access Time @ Page Mode  6-3 trac Column Address Access Time @ Page Mode  6-3 trac Column Address Access Time @ 4 Clock Access  7 tcPA CAS Pre-charge Access Time  8 toff Input Data Hold Time	2.00 × T	$2.75 \times T - 45$ $1.00 \times T - 40$ $1.25 \times T - 45$ $2.00 \times T - 45$ $2.25 \times T - 45$	100 43 93 10 18 55 68	125 64 127 23 33 80	ns ns ns ns ns ns
4-1         t <sub>RAC</sub> RAS         Access Time           4-2         t <sub>RAC4</sub> RAS         Access Time @ 4 Clock Access           5         t <sub>CAC</sub> CAS         Access Time           6-1         t <sub>AA</sub> Column Address Access Time           6-2         t <sub>AA2</sub> Column Address Access Time           @ Page Mode         @ 4 Clock Access           7         t <sub>CPA</sub> CAS           8         t <sub>OFF</sub> Input Data Hold Time	0	$2.75 \times T - 45$ $1.00 \times T - 40$ $1.25 \times T - 45$ $2.00 \times T - 45$ $2.25 \times T - 45$	43 93 10 18 55 68	64 127 23 33 80	ns ns ns ns ns ns
4-2         trace         RAS         Access Time @ 4 Clock Access           5         tcac         CAS         Access Time           6-1         taa         Column Address Access Time           6-2         taa2         Column Address Access Time           @ Page Mode         @ Page Mode           6-3         taa4         Column Address Access Time           @ 4 Clock Access         Column Address Access Time           @ 4 Clock Access         Time           8         toff         Input Data Hold Time		$2.75 \times T - 45$ $1.00 \times T - 40$ $1.25 \times T - 45$ $2.00 \times T - 45$ $2.25 \times T - 45$	93 10 18 55 68	127 23 33 80 96	ns ns ns ns
5         t <sub>CAC</sub> CAS Access Time           6-1         t <sub>AA</sub> Column Address Access Time           6-2         t <sub>AA2</sub> Column Address Access Time           @ Page Mode         @ Page Mode           6-3         t <sub>AA4</sub> Column Address Access Time           @ 4 Clock Access         CAS Pre-charge Access Time           8         t <sub>OFF</sub> Input Data Hold Time		$1.00 \times T - 40$ $1.25 \times T - 45$ $2.00 \times T - 45$ $2.25 \times T - 45$	10 18 55 68 55	23 33 80 96	ns ns ns
6-1         tAA         Column Address Access Time           6-2         tAA2         Column Address Access Time           @ Page Mode         @ Page Mode           6-3         tAA4         Column Address Access Time           @ 4 Clock Access         CAS Pre-charge Access Time           8         tOFF         Input Data Hold Time		$1.25 \times T - 45$ $2.00 \times T - 45$ $2.25 \times T - 45$	18 55 68 55	33 80 96	ns ns
6-2 t <sub>AA2</sub> Column Address Access Time @ Page Mode  6-3 t <sub>AA4</sub> Column Address Access Time @ 4 Clock Access  7 t <sub>CPA</sub> CAS Pre-charge Access Time 8 t <sub>OFF</sub> Input Data Hold Time		2.00 × T – 45 2.25 × T – 45	55 68 55	80 96	ns
@ Page Mode           6-3         tAA4         Column Address Access Time           @ 4 Clock Access           7         tCPA         CAS Pre-charge Access Time           8         tOFF         Input Data Hold Time		2.25 × T – 45	68 55	96	ns
@ 4 Clock Access           7 t <sub>CPA</sub> CAS Pre-charge Access Time           8 t <sub>OFF</sub> Input Data Hold Time			55		
8 t <sub>OFF</sub> Input Data Hold Time		2.00 × T – 45		80	ns
H 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Λ		
0 t DAC Dro charge Time	1.25 × T – 20		U	0	ns
9 t <sub>RP</sub> RAS Pre-charge Time			43	58	ns
10-1 t <sub>RAS</sub> RAS Width	$1.75\times T-20$		68	89	ns
10-2 t <sub>RAS4</sub> RAS Width @ 4 Clock Access	2.75 × T – 20		118	152	ns
11 t <sub>RSH</sub> RAS Hold Time	1.00 × T – 20		30	43	ns
12 t <sub>RHCP</sub> CAS Pre-charge to RAS Hold Time	2.00 × T – 20		80	105	ns
13-1 t <sub>CSH</sub> CAS Hold Time	1.75 × T – 20		68	89	ns
13-2 t <sub>CSH4</sub> CAS Hold Time @ 4 Clock Access	2.75 × T – 20		118	152	ns
14 t <sub>CAS</sub> CAS Width	1.00 × T – 20		30	43	ns
15 t <sub>RCD</sub> RAS - CAS Delay Time	0.75 × T – 17		21	30	ns
16 t <sub>RAD</sub> RAS - Column Address Delay Time		$0.50\times T+20$	45	51	ns
17 t <sub>CRP</sub> CAS - RAS Pre-charge Time	1.25 × T – 20		43	58	ns
18-1 t <sub>CP</sub>	0.50 × T – 15		10	16	ns
18-2 t <sub>CP2</sub> CAS Pre-charge Time @ Page Mode	1.00 × T – 20		30	43	ns
19 t <sub>ASR</sub> Row Address Set-up Time	1.25 × T – 40		23	38	ns
20 t <sub>RAH</sub> Row Address Hold Time	0.50 × T – 15		10	16	ns
21-1 t <sub>ASC</sub> Column Address Set-up Time	0.25 × T – 12		1	4	ns
21-2 t <sub>ASC2</sub> Column Address Set-up Time  @ Page Mode	1.00 × T – 20		30	43	ns
22 t <sub>CAH</sub> Column Address Hold Time	1.00 × T – 20		30	43	ns
23 t <sub>AR</sub> Column Address Hold Time from RAS	1.75 × T – 20		68	89	ns
24 t <sub>RAL</sub> Column Address RAS Read Time	1.25 × T – 20		43	58	ns
25 t <sub>RCS</sub> Read Command Set-up Time	2.00 × T – 40		60	85	ns
26 t <sub>RCH</sub> Read Command Hold Time from CAS	0.50 × T – 20		5	11	ns
27 t <sub>RRH</sub> Read Command Hold Time from RAS	0.50 × T – 20		5	11	ns
28 t <sub>WCH</sub> Write Command Hold Time	1.00 × T – 20		30	43	ns
29 twcR Write Command Hold Time from RAS	1.75 × T – 20		68	89	ns
30 t <sub>WP</sub> Write Command Time	1.50 × T – 20		55	74	ns
31 t <sub>RWL</sub> Write Command RAS Read Time	1.50 × T – 20		55	74	ns
32 t <sub>CWL</sub> Write Command CAS Read Time	1.50 × T – 20		55	74	ns
33 t <sub>DS</sub> Data Output Set-up Time	1.50 × T – 30		45	58	ns

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
34	t <sub>DH</sub>	Data Output Hold Time	1.00 × T-25		25	38	ns
35	t <sub>DHR</sub>	Data Output Hold Time from RAS	1.75×T-5		83	104	ns
36	twcs	Write Command Set-up Time	0.50 x T-20		5	11	ns
37	tcsr	CAS Set-up Time	0.75×T-20		18	27	ns
38	t <sub>CHR</sub>	CAS Hold Time	1.75×T-20		68	89	ns
39	tRPC	RAS Pre-charge CAS Active Time	0.50 × T-20		5	11	ns
40	t <sub>ROH</sub>	RAS Hold Time from OE	1.00 × T-20		30	43	ns
41	toea	OE Access Time		1.00 × T-40	10	23	ns
42	toez	Input Data Hold Time from OE	0		0	0	ns
43	t <sub>RPS</sub>	RAS Pre-charge Time @ Release Self Refresh Cycle	2.25×T-20		93	121	ns
44	t <sub>CHS</sub>	CAS Hold Time  @ Release Self Refresh Cycle	- 15		- 15	- 15	ns

#### AC Condition

Output: P0 to P3 (D0 to D31), P4 to P6 (A0 to A23), P70 (\$\overline{RD}\$), P71 to P74 (\$\overline{WRxx}\$)

High 2.0 V, Low 0.8 V, CL = 50 pF

Others

High 2.0 V, Low 0.8 V, CL = 50 pF


Input: P0 to P3 (D0 to D31)

High 2.4 V, Low 0.45 V


Others

High 0.8 Vcc, Low 0.2 Vcc


#### (1) DRAM read cycle (3 clock access)




#### (2) DRAM write cycle (3 clock access)




#### (3) DRAM read cycle (4 clock access)




#### (4) DRAM write cycle (4 clock access)




(5) DRAM page mode read cycle (3-2-2-2 mode)




(6) DRAM page mode write cycle (3-2-2 mode)



(7) DRAM  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  interval refresh cycle (3 cycle mode)



(8) DRAM  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh cycle



## 4.4 Event Counter (TI4, TI5, TI6, TI7, TI8, TI9, TIA, TIB)

 $Vcc = 5 V \pm 10\%$ ,  $TA = -20 \text{ to } 70^{\circ}C$  (Internal 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	Unit
t <sub>VCK</sub>	Clock cycle	8T + 100		500	011	600		ns
t <sub>VCKL</sub>	Clock low-level pulse width	4T + 40		240		290		ns
t <sub>VCKH</sub>	Clock high-level pulse width	4T + 40		240		290		ns

## 4.5 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

 $Vcc = 5 V \pm 10\%$ ,  $TA = -20 to 70^{\circ}C$  (Internal 16 to 20 MHz)

Symbol	Parameter	Variable			20 MHz		ИHz		
·,501		Min	Max	Min	Max	Min	Max	Unit	
t <sub>SCY</sub>	SCLK cycle	16T		0.8		1.0		μS	
toss	Output Data $\rightarrow$ Rising edge of SCLK	t <sub>SCY</sub> /2 - 5T - 50		100		138		ns	
t <sub>OHS</sub>	SCLK rising edge $\rightarrow$ Output Data hold	5T – 100		150		213		ns	
t <sub>HSR</sub>	SCLK rising edge $\rightarrow$ Input Data hold	0		0		0		ns	
t <sub>SRD</sub>	SCLK rising edge → effective data input		t <sub>SCY</sub> - 5T - 100		450		588	ns	

#### (2) SCLK output mode (I/O interface mode)


 $Vcc = 5 V \pm 10\%$ ,  $TA = -20 \text{ to } 70^{\circ}C$  (Internal 16 to 20 MHz)

Symbol	Parameter	Variable			20 MHz		ИHz	Unit
Зуппост		Min	Max	Min	Max	Min	Max	Unit
t <sub>SCY</sub>	SCLK cycle (programmable)	16T	8192T	0.8	409.6	1.0	512	μS
toss	Output Data $\rightarrow$ SCLK rising edge	t <sub>SCY</sub> - 2T - 150		550		725		ns
t <sub>OHS</sub>	SCLK rising edge $\rightarrow$ Output Data hold	2T – 80		20		45		ns
t <sub>HSR</sub>	SCLK rising edge → Input Data hold	0		0		0		ns
t <sub>SRD</sub>	SCLK rising edge → effective data input		t <sub>SCY</sub> - 2T - 150		550		725	ns

#### (3) SCLK input mode (UART mode)

 $Vcc = 5 V \pm 10\%$ ,  $TA = -20 \text{ to } 70^{\circ}\text{C}$  (Internal 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		161	ИHz	Unite
		Min	Max	Min	Max	Min	Max	Unit
t <sub>SCY</sub>	SCLK cycle	4T + 20		220		270		ns
t <sub>SCYL</sub>	SCLK Low level Pulse width	2T + 5		105		130		ns
t <sub>SCYH</sub>	SCLK High level Pulse width	2T + 5		105		130		ns



#### 4.6 10-Bit AD Conversion Characteristics

 $V_{\mbox{\footnotesize CC}} = 5~\mbox{\footnotesize V} \pm 10\%, \mbox{\footnotesize TA} = -20 \mbox{\footnotesize to } 70\mbox{\footnotesize ^{\circ}C} \mbox{\footnotesize (Internal 16 to 20 MHz)}$ 

Symbol	Para	meter	Min	Тур.	Max	Unit
VREFH	Analog reference voltage (H	igh)	V <sub>CC</sub> – 0.2 V	V <sub>CC</sub>	V <sub>CC</sub>	
VREFL	Analog reference voltage (Lo	ow)	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub> + 0.2 V	V
VAIN	Analog input voltage range		VREFL		VREFH	
I <sub>REF</sub> (VREFL = 0 V)	Analog current for analog result $V_{CC} = 5V \pm 10\%$	ference voltage <vrefon> = 1</vrefon>		0.5	1.5	mA
	$V_{CC} = 5V \pm 10\%$	<vrefon> = 0</vrefon>		0.02	5.0	μΑ
Error (Quantize error of ±0.5 LSB not included)	$V_{CC} = 5V \pm 10\%$	Total error		±3.0	±6	LSB

Note 1: 1LSB = (VREFH - VREFL)/1024 [V]

Note 2: Power supply current Icc from the digital power supply includes the power supply from the AVcc pin.

#### 4.7 8-Bit DA Conversion Characteristics

 $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $TA = -20 \text{ to } 70^{\circ}\text{C}$  (Internal 16 to 20 MHz)

		.00			, e (ea	,
Symbol	Parameter	Condition	Min	Тур.	Max	Unit
DAREFH	Analog reference voltage (+)		4.0		V <sub>CC</sub>	V
DAREFL	Analog reference voltage (–)		V <sub>SS</sub>		V <sub>SS</sub>	V
	Total error	RL = 2.4 KΩ		2.0	4.0	LSB
	Output voltage range	RL = 2.4 KΩ	V <sub>SS</sub> + 0.5		V <sub>SS</sub> - 0.5	٧
	Settling time	RL = 2.4 KΩ, CL = 100 pF			5	μS
DAC	Output impedance				5	Ω
output mode	Resistance load	$\begin{aligned} V_{SS} + 0.5 &\leq \text{DAOUT} \\ &\leq V_{CC} - 0.5 \end{aligned}$	2.4			ΚΩ


Note: RL is the resistance load of the DA converter output pin.

## 4.8 Interrupt Operation

 $Vcc = 5 V \pm 10\%$ , TA = -20 to 70% (Internal 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Hala
	- arameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>INTAL</sub>	NMI, INTO Low level Pulse width	4T		200		250		ns
t <sub>INTAH</sub>	NMI, INTO High level Pulse width	4T		200		250		ns
t <sub>INTBL</sub>	INT4 toINTB Low level Pulse width	8T + 100	-	500		600		ns
t <sub>INTBH</sub>	INT4 to INTB High level Pulse width	8T + 100		500		600		ns

## 4.9 Bus Request/Bus Acknowledge Timing



 $Vcc = 5 V \pm 10\%$ ,  $TA = -20 to 70^{\circ}C$  (Internal 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		11-14
Symbol	rarameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>ABA</sub>	Floating time to BUSAK fall	0	80	0	80	0	80	ns
t <sub>BAA</sub>	Floating time to BUSAK rise	0	80	0	80	0	80	ns

Note: The bus will be released after the WAIT request is inactive, when the BUSRQ is set to "low" during "wait" cycle.