

RS9116 n-Link[™] and WiSeConnect[™] Wi-Fi® and Dual-mode Bluetooth® 5 Wireless Connectivity B00 Module Solution Overview

1.1 Features

Wi-Fi

- Compliant to single-spatial stream IEEE 802.11 b/g/n with single band support
- Support for 20 MHz channel bandwidth
- Transmit power up to +18 dBm with integrated PA
- Receive sensitivity as low as -96 dBm
- Data Rates:- 802.11b: Upto11 Mbps ; 802.11g: Upto54 Mbps ; 802.11n: MCS0 to MCS7
- Operating Frequency Range:- 2412 MHz 2484 MHz

Bluetooth

- Transmit power up to +16 dBm with integrated PA
- Receive sensitivity:- LE: -92 dBm, LR 125 Kbps: -102 dBm
- Compliant to dual-mode Bluetooth 5
- <8 mA transmit current in Bluetooth 5 mode, 2 Mbps data rate
- Data rates: 125 Kbps, 500 Kbps, 1 Mbps, 2Mbps, 3 Mbps
- Operating Frequency Range:- 2.402 GHz 2.480 GHz
- Bluetooth 2.1 + EDR, Bluetooth Low Energy 4.0 / 4.1 / 4.2 / 5.0
- Bluetooth Low Energy 1 Mbps, 2 Mbps and Long Range modes
- Bluetooth Low Energy Secure connections
- Bluetooth Low Energy supports central role and peripheral role concurrently.
- Bluetooth auto rate and auto TX power adaptation
- Scatternet* with two slave roles while still being visible.

RF Features

 Integrated baseband processor with calibration memory, RF transceiver, high-power amplifier, balun and T/R switch



LGA Module (B00)

7.90 mm X 4.63 mm

Power Consumption

- Wi-Fi Standby Associated mode current: 50uA @ 1 second beacon listen interval
- Wi-Fi 1 Mbps Listen current: 14mA
- Wi-Fi LP chain Rx current: 19mA
- Deep sleep current <1uA, Standby current (RAM retention) < 10uA

Operating Conditions

- Wide operating supply range: 1.75 V to 3.63 V
- Operating temperature: -40°C to +85°C (Industrial grade)

Size

• Small Form Factor: 7.90 x 4.63 x 0.9 mm

Evaluation Kit

Single Band EVK: RS9116X-SB-EVK1

Software Operating Modes

- Hosted mode (n-Link[™]): Wi-Fi stack, Bluetooth stack and profiles and all network stacks reside on the host processor
- Embedded mode (WiSeConnect[™]): Wi-Fi stack, TCP/IP stack, IP modules, Bluetooth stack and some profiles reside in RS9116; Some of the Bluetooth profiles reside in the host processor

Hosted Mode (n-Link™)

- Available host interfaces: SDIO 2.0 and USB HS
- Application data throughput up to 50 Mbps (Hosted Mode) in 802.11n with 20MHz bandwidth.
- Host drivers for Linux
- Support for Client mode, Access point mode (Upto 16 clients), Concurrent Client and Access Point mode, Enterprise Security
- Support for concurrent Wi-Fi, dual-mode Bluetooth 5

Embedded Mode (WiSeConnect™)

- Available host interface: UART, SPI, SDIO*, and USB CDC
- TCP throughput > 20Mbps over SDIO host interface with 20 MHz bandwidth

SILICON LABS

- Support for Embedded Client mode, Access Point mode (Upto 8 clients), Concurrent Client and Access Point mode, and Enterprise Security
- Supports advanced security features: WPA/WPA2-Personal and Enterprise*
- Integrated TCP/IP stack (IPV4/IPV6), HTTP/HTTPS, DHCP, ICMP, SSL 3.0/TLS1.2, WebSockets, IGMP, DNS, DNS-SD, SNMP, FTP Client, MQTT*
- Bluetooth inbuilt stack support for L2CAP, RFCOMM, SDP, SPP, GAP
- Bluetooth profile support* for GAP, SDP, L2CAP, RFCOMM, SPP, GATT, PBAP
- Wireless firmware upgrade and provisioning
- Support for concurrent Wi-Fi, dual-mode Bluetooth 5
- Internal or external flash memory option depending on part number.

Wireless Co-Existence Modes

- Wi-Fi Access Point, Wi-Fi Client
- Wi-Fi Access Point + Wi-Fi Client
- Wi-Fi (Client / AP) + Bluetooth 5
- Wi-Fi (Client / AP) + Bluetooth Low Energy
- Wi-Fi (Client) + Bluetooth 5 + Bluetooth Low Energy

Security

- Accelerators: AES128/256 in Embeded Mode
- WPA/WPA2-Personal, WPA/WPA2 Enterprise for Client*
- Secure Firmware upgrade* with backup

Software and Regulatory Certification

- Wi-Fi Alliance*
- Bluetooth Qualification*
- Regulatory certifications (FCC, IC, CE/ETSI, TELEC)*

* For detailed list of Software features, and available profiles, please refer the Software Reference Manuals, or, Contact Silicon Labs for availability.

All power and performance numbers are under ideal conditions.

1.2 Applications

Wearables:

SmartWatches, Wristbands, Fitness Monitors, Smart Glasses, etc.

SmartHome:

Smart Locks, Motion/Entrance Sensors, Water Leak sensors, Smart plugs /switches, LED lights, Door-bell cameras, Washers/Dryers, Refrigerators, Thermostats, Consumer Security cameras, Voice Assistants, etc.

Other consumer applications:

Toys, Anti-theft tags, Smart dispensers, Weighing scales, Blood pressure monitors, Blood sugar monitors, Portable cameras, etc.

Other Applications (Medical, Industrial, Retail, Agricultural, Smart-City, etc.):

Healthcare Tags, Medical patches/pills, Infusion pumps, Sensors/actuators in Manufacturing, Electronic Shelf labels, Agricultural sensors, Product tracking tags, Smart Meters, Parking sensors, Street LED lighting, Automotive Aftermarket, Security Cameras, etc.

1.3 Description

Silicon Labs' RS9116 single band B00 module provides a comprehensive multi-protocol wireless connectivity solution including 802.11 b/g/n (2.4GHz), 802.11j, dual-mode Bluetooth 5. The modules offers high throughput, extended range with power-optimized performance. The modules are FCC, IC, and ETSI/CE certified.



1.4 Block Diagrams



Figure 1 B00 Module Block Diagram with Internal Flash



Figure 2 B00 Module Block Diagram with External Flash





Figure 3 RS9116 Connectivity Hardware Block Diagram



Figure 4 Hosted Software Architecture



1.5 Device Information

Part Number	Flash Type	Package Type	Package Size	Silicon Rev	Firmware Version
RS9116W-SB00-B00-B24	Internal	SIP,LGA(126)	7.9mm x 4.63mm x 0.9mm	1.4	1.2.24
RS9116W-SB00-B00-B2A*	Internal	SIP,LGA(126)	7.9mm x 4.63mm x 0.9mm	1.4	2.0
RS9116N-SB00-B00-B00	Internal	SIP,LGA(126)	7.9mm x 4.63mm x 0.9mm	1.4	Not Applicable

* Contact Silicon Labs for availability.



Table of Contents

	Overview	
1.1	Features	
1.2	Applications	
1.3	Description	
1.4	Block Diagrams	
1.5	Device Information	5
2	RS9116 B00 module Pinout and Pin Description	8
2.1	Pin Diagram	
2.2	Pin Description	9
2.2.1	RF & Control Interfaces	
2.2.2		
2.2.3		
	RS9116 B00 module Specifications	
3.1	Absolute Maximum Ratings	
3.2	Recommended Operating Conditions	
3.3 3.3.1	DC Characteristics	
3.3.2		
3.3.3		
3.3.4		
3.3.5		
3.3.6	AC Characteristics	
3.3.7		
3.3.8 3.3.9		
3.3.1		
3.3.1		
3.3.1	2 I2C Master and Slave	38
3.3.1		
3.3.1		
3.3.1		
3.4 3.4.1	RF Characteristics WLAN 2.4 GHz Transmitter Characteristics	
3.4.1		
3.4.3	o	
3.4.4		
3.4.5		
3.4.6		
3.4.7 3.5		57 59
3.5.1	Typical Current Consumption	
3.5.2		
4 4.1	RS9116 B00 module Detailed Description	
4.1	Module Features	
4.2.1	WLAN	
4.2.2		
4.2.3	RF Transceiver	67
4.2.4	Host Interfaces	
4.2.5	Wireless Coexistence Manager	
4.2.6	Software	
4.2.7	Security Power Management	
4.2.9		
4.2.1		
5	RS9116 B00 module Reference Schematics, BOM and Layout Guidelines	71
5.1	SDIO/SPI/UART	71
5.1.1	Schematics	
5.1.2		
5.2	USB/USB-CDC	74
5.2.1	Schematics	
5.2.2	Bill of Materials	76

5.3 5.3.1	External Flash Schematics	
5.3.2 5.4	Bill of Materials Layout Guidelines	
6 F 6.1 6.2	RS9116 B00 module Storage, Handling and Soldering Conditions Recommended Reflow Profile Baking Instructions	
7.1 7.2	RS9116 B00 module Package Description Dimensions Package Outline	85 85
7.3 7.3.1 8 F	Pin Locations PCB Landing Pattern	
 8.1 8.2 8.3 8.3.1 	RS9116 B00 module Certification and Ordering Information Certification Information Module Package Ordering Information Device Nomenclature	
9 F	RS9116 B00 module Documentation and Support	90
10	RS9116 B00 module Revision History	91



2 RS9116 B00 module Pinout and Pin Description

2.1 Pin Diagram



Figure 6 RS9116 B00 Pin Diagram



2.2 Pin Description

2.2.1 RF & Control Interfaces

Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description
RF_PORT1	A18	NA	Inout	NA	Secondary antenna port, used for Antenna diversity. If used, connect to Antenna with a 50 Ω impedance as per the Reference Schematics. If unused, leave unconnected.
RESET_N	J1	UULP_VBATT_1	Input	NA	Active-low reset asynchronous reset signal.
POC_OUT	G5	UULP_VBATT_1	Ouput	NA	Power On Control Output.
POC_IN	G3	UULP_VBATT_1	Input	NA	Power On Control Input.

Table 1 RF & Control Interfaces

2.2.2 Power & Ground Pins

Pin Name	Туре	Pin Number	Direction	Description
UULP_VBATT_1	Power	F6	Input	Always-on VBATT Power supply to the UULP domains
UULP_VBATT_2	Power	F4	Input	Always-on VBATT Power supply to the UULP domains
RF_VBATT	Power	J13	Input	Always-on VBATT Power supply to the RF
VINBCKDC	Power	B2	Input	Power supply for the on-chip Buck
VOUTBCKDC	Power	B5	Output	Output of the on-chip Buck
VINLDOSOC	Power	A6	Input	Power supply for SoC LDO. Connect to VOUTBCKDC as per the Reference Schematics
VOUTLDOSOC	Power	B3	Output	Output of SoC LDO
VINLDO1P8	Power	C3	Input	Power supply for 1.8V LDO



Pin Name	Туре	Pin Number	Direction	Description
VOUTLDOAFE	Power	K18	Output	Output of AFE LDO
IO_VDD_1	Power	G9	Input	I/O Supply for GPIOs.Refer to the GPIOs section for details on which GPIOs have this as the I/O supply.
IO_VDD_2	Power	J15, K5	Input	I/O Supply for GPIOs. Refer to the GPIOs section for details on which GPIOs have this as the I/O supply.
IO_VDD_3	Power	D10	Input	I/O Supply for GPIOs. Refer to the GPIOs section for details on which GPIOs have this as the I/O supply.
SDIO_IO_VDD	Power	B14	Input	I/O Supply for SDIO I/Os. Refer to the GPIOs section for details on which GPIOs have this as the I/O supply.
ULP_IO_VDD	Power	B7	Input	I/O Supply for ULP GPIOs
PA2G_AVDD	Power	H16	Input	Power supply for the 2.4 GHz RF Power Amplifier
RF_AVDD	Power	H14, L12	Input	Power supply for the 2.4 GHz RF and AFE.Connect to VOUTBCKDC as per the Reference Schematics
RF_AVDD_BTTX	Power	J18	Input	Power supply for Bluetooth Transmit circuit.Connect to VOUTLDOAFE as per the Reference Schematics.
AVDD_1P3	Power	K14	Input	Power supply for the 2.4 GHz RF.Connect to VOUTBCKDC as per the Reference Schematics.
UULP_VOUTSCDC	Power	D2	Output	UULP Switched Cap DCDC Output
UULP_VOUTSCDC_RE TN	Power	B1	Output	UULP Retention Supply Output
UULP_AVDD	Power	C1	Input	Power supply for the always-on digital and ULP peripherals.Connect to UULP_VOUTSCDC as per the Reference Schematics.
C_VDD	Power	E9, J5, K8	Input	Power supply for the digital core .Connect to the VOUTLDOSOC as per the Reference Schematics.
USB_AVDD_3P3	Power	A10	Input	Power Supply for the USB interface
USB_AVDD_1P1	Power	C9	Input	Power supply for the USB core
GND	Ground	A16, B6, B15, B16, B17, B18, C7, C15, C17, C18, D4, D16, E5, E15, E17,		Common ground pins



Pin Name	Туре	Pin Number	Direction	Description
		E18, F2, F8, G1, G7, G18, H12, H17, J11, J17, K11, K12, K13, K15, K16, K17, L1, L14, L16, L18		

Table 2 Power and Ground Pins

2.2.3 Host & Peripheral Interfaces

Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description	1,2,3,4					
GPIO_6	D14	IO_VDD_1	Inout	HighZ	Default : Hig	ιhΖ					
					Sleep: HighZ	2					
					This pin can be any of the		by software to				
					• I2S_DOU	JT - I2S interfa	ace output data.				
					• PCM_DO data.	OUT - PCM inf	terface output				
GPIO_7	D17	IO_VDD_1	Inout	HighZ	Default : Hig	hΖ					
					Sleep: HighZ						
										This pin can be any of the	
					• I2S_CLK	I2S interfac	e clock.				
					PCM_CL	.K - PCM inter	face clock.				
UART1_RX	G15	IO_VDD_1	Inout	HighZ	Host	Default	Sleep				
					UART	UART1_RX - UART Host interface serial input.					
					Non UART	HighZ	HighZ				



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}				
						The UART interface is suppo WiSeConnect™.			
UART1_TX	F17	IO_VDD_1	Inout	HighZ	Host	Default	Sleep		
					UART	UART1_TX UART Host interface serial output.	- HighZ		
					Non UART	HighZ	HighZ		
					The UART in WiSeConnec		ported only in		
GPIO_10	F14	IO_VDD_1	Inout	HighZ	Default : Hig	JhZ			
					Sleep: Highz	2			
							This pin can be configured by software be any of the following		by software to
					• I2S_DIN	: I2S interface	input data.		
					PCM_DI	N - PCM inter	face input data.		
GPIO_11	G17	IO_VDD_3	Inout	HighZ	Default : Hig	jhZ.			
					Sleep: Highz	2			
					This pin can be any of the		by software to		
					• I2S_WS:	I2S interface	Word Select.		
						SYNC: PCM in nization signal	terface Frame		
GPIO_12	F16	IO_VDD_1	Inout	HighZ	Default : Hig	ļhΖ			
					Sleep: HighZ				
					This pin can be any of the		by software to		



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
					 UART1_RTS - UART interface Request to Send, if UART Host Interface flow control is enabled.
					The UART interface is supported only in WiSeConnect™.
GPIO_13	L8	IO_VDD_3	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					• EXT_FLASH_RESET - Reset signal to an external Flash IC, if connected
GPIO_15	A12	IO_VDD_1	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					• UART1_CTS - UART interface Clear to Send, if UART Host Interface flow control is enabled.
					• UART1_TRANSPARENT_MODE - UART Host interface Transparent Mode, Indication that module has entered into TRANSPERENT_MODE
					• TSF_SYNC - Transmit Synchronization Function signal to indicate to the Host when a packet is transmitted. The signal is toggled once at the end of every transmitted packet.
					The UART interface is supported only in WiSeConnect™.



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description	ו ^{1,2,3,4}	
SDIO_CLK/SPI_CLK	D12	SDIO_IO_VDD	Inout	HighZ	Host	Default	Sleep
					SDIO	SDIO_CLK - SDIO interface clock	HighZ
					SPI	SPI_CLK - SPI Slave interface clock	HighZ
					Non SDIO,SPI	HighZ	HighZ
					The SPI inte WiSeConne	erface is suppo ect™.	rted only in
SDIO_CMD/SPI_CSN	B13	SDIO_IO_VDD	Inout	HighZ	Host	Default	Sleep
					SDIO	SDIO_CMD - SDIO interface CMD signal	HighZ
					SPI	SPI_CSN - Active-low Chip Select signal of SPI Slave interface	HighZ
					Non SDIO,SPI	HighZ	HighZ
					The SPI inte WiSeConne	erface is suppo ect™.	rted only in
SDIO_D0/SPI_MOSI	C13	SDIO_IO_VDD	Inout	HighZ	Host	Default	Sleep
					SDIO	SDIO_D0 - SDIO	HighZ



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description	1,2,3,4	
						interface Data0 signal	
					SPI	SPI_MOSI - SPI Slave interface Master-Out- Slave-In signal	HighZ
					Non SDIO,SPI	HighZ	HighZ
					The SPI inte WiSeConne	erface is suppo ct™.	rted only in
SDIO_D1/SPI_MISO	B12	SDIO_IO_VDD	Inout	HighZ	Host	Default	Sleep
					SDIO	SDIO_D1 - SDIO interface Data1 signal	HighZ
					SPI	SPI_MISO - SPI Slave interface Master-In- Slave-Out signal	HighZ
					Non SDIO,SPI	HighZ	HighZ
					The SPI inte WiSeConne	erface is suppor ct™.	ted only in
SDIO_D2/SPI_INTR	B11	SDIO_IO_VDD	Inout	HighZ	Host	Default	Sleep
					SDIO	SDIO_D2 - SDIO	HighZ



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description	1,2,3,4	
						interface Data2 signal	
					SPI	SPI_INTR - SPI Slave interface Interrupt Signal to the Host	
					Non SDIO,SPI	HighZ	HighZ
					The SPI inter WiSeConnec	face is suppor t™.	ted only in
SDIO_D3/SPI_ERR_INT R/USB_CDC_DIS	C11	SDIO_IO_VDD	Inout	Pullup	Host	Default	Sleep
10000_000_010					SDIO	SDIO_D3 - SDIO interface Data3 signal	HighZ
					SPI	SPI_ERR_I NTR - SPI Bus Error Interrupt Signals	HighZ
					USB	USB_CDC_ DIS - USB- CDC Active- High Disable Signal	
					Non SDIO, SPI, USB	HighZ	HighZ
					The SPI inter WiSeConnec	face is suppor t™.	ted only in



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description	1,2,3,4	
GPIO_46	L10	IO_VDD_1	Inout	HighZ	Part Number	Default	Sleep
					RS9116W- SB00-B00- ABC	HighZ	HighZ
					RS9116W- SB0N-B00- ABC	QSPI_CLK - QSPI Clock	HighZ
GPIO_47	K10	IO_VDD_1	Inout	HighZ	Part Number	Default	Sleep
					RS9116W- SB00-B00- ABC	HighZ	HighZ
				RS9116W- SB0N-B00- ABC	QSPI_D0 - QSPI Data I/O 0	HighZ	
GPIO_48	H8	IO_VDD_1	Inout	HighZ	Part Number	Default	Sleep
					RS9116W- SB00-B00- ABC	HighZ	HighZ
			RS9116W- SB0N-B00- ABC	QSPI_D1 - QSPI Data I/O 1	HighZ		
SPIO_49 J9	IO_VDD_1	Inout	HighZ	Part Number	Default	Sleep	
					RS9116W- SB00-B00- ABC	HighZ	HighZ



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description	1,2,3,4	
					RS9116W- SB0N-B00- ABC	QSPI_CSN0 - QSPI CSN 0	HighZ
GPIO_50	K9	IO_VDD_1	Inout	HighZ	Part Number	Default	Sleep
					RS9116W- SB00-B00- ABC	HighZ	HighZ
					RS9116W- SB0N-B00- ABC	QSPI_D2 - QSPI Data I/O 2	HighZ
GPIO_51	H10	IO_VDD_1	Inout	HighZ	Part Number	Default	Sleep
					RS9116W- SB00-B00- ABC	HighZ	HighZ
					RS9116W- SB0N-B00- ABC	QSPI_D2 - QSPI Data I/O 2	HighZ
GPIO_52	G11	IO_VDD_1	Inout	HighZ	Default : Hig Sleep: Highz		
GPIO_53	G13	IO_VDD_1	Inout	HighZ	Default : Hig Sleep: Highz		
GPIO_54	F10	IO_VDD_1	Inout	HighZ	Default : Hig		



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
					Sleep: HighZ
GPIO_55	E13	IO_VDD_1	Inout	HighZ	Default : HighZ
					Sleep: HighZ
GPIO_56	E11	IO_VDD_1	Inout	HighZ	Default : HighZ
					Sleep: HighZ
GPIO_57	F12	IO_VDD_1	Inout	HighZ	Default : HighZ
					Sleep: HighZ
ULP_GPIO_0	A2	VIN_3P3	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					• WLAN_ACTIVE*: Active-High signal to indicate to an external Bluetooth IC that WLAN transmission is active. Part of the 3-wire coexistence interface.
					*This pin is intended to act as WLAN_ACTIVE for wireless coexistence. It is however not available in the current firmware. Please contact Silicon Labs to learn about availability in the future versions.
ULP_GPIO_1	B4	VIN_3P3	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					• BT_ACTIVE*: Active-High signal from an external Bluetooth IC that it is transmitting. Part of the 3-wire coexistence interface.



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
					*This pin is intended to act as BT_ACTIVE for Bluetooth coexistence. It is however not available in the current firmware. Please contact Silicon Labs to learn about availability in the future versions.
ULP_GPIO_4	L2	VIN_3P3	Inout	HighZ	Default : HighZ
ULP_GPIO_5	КЗ	VIN_3P3	Inout	HighZ	Default : LP_WAKEUP_IN This is LP Powersave Wakeup indication from Device
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					 LP_WAKEUP_IN : This is LP Powersave Wakeup indication to Device from HOST
					 HOST_WAKEUP_INDICATION : This is used as indication from Host to dev that host is ready to take the packet and Device can transfer the packet to host. This is supported only in UART host mode. The UART interface is supported only in WiSeConnect[™].
ULP_GPIO_6	H4	VIN_3P3	Inout	HighZ	Default : HighZ
					 Sleep: HighZ This pin can be configured by software to be any of the following WAKEUP_FROM_Dev* - Used as a wakeup indication to host from device BT_PRIORITY**: Active-high signal from an external Bluetooth IC that indicates that the Bluetooth transmissions are a higher priority.



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
					*For Wake-on-Wireless feature this pin needs to have a weak pull up resistor externally.
					**This pin is intended to act as BT_PRIORITY for Bluetooth coexistence. It is however not available in the current firmware. Please contact Silicon Labs to learn about availability in the future versions.
ULP_GPIO_7	A1	VIN_3P3	Inout	HighZ	Default : HighZ
ULP_GPIO_8	C5	VIN_3P3	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					 LED0: Control signal to an external LED.
					 (* LED0 functionality currently not available in WiSeConnect[™] modules)
UART2_TX	E7	VIN_3P3	Inout	HighZ	Default : UART2_TX- Debug UART Interface serial output
					Sleep: HighZ
					UART2_TX : Debug UART interface serial output.
ULP_GPIO_10	A4	VIN_3P3	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					• I2C_SCL: I2C interface clock.
ULP_GPIO_11	J3	VIN_3P3	Inout	HighZ	Default : HighZ
					Sleep: HighZ



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
					This pin can be configured by software to be any of the following
					• I2C_SDA: I2C interface data.
UULP_VBAT_GPIO_0	J2	UULP_VBATT_1	Output	High	Default : EXT_PG_EN
					Sleep: SLEEP_IND_FROM_DEV / EXT_PG_EN
					This pin can be configured by software to be any of the following
					• SLEEP_IND_FROM_DEV: This signal is used to send an indication to the Host processor. An indication is sent when the chip enters (logic low) and exits (logic high) the ULP Sleep mode.
					• EXT_PG_EN: Active-high enable signal to an external power gate which can be used to control the power supplies other than Always-ON VBATT Power Supplies in ULP Sleep mode.
HOST_BYP_ULP_WAK	К2	UULP_VBATT_1	Input	HighZ	Default : HOST_BYP
EUP					Sleep: ULP_WAKEUP
					This signal has two functionalities – one during the bootloading process and one after the bootloading. During bootloading, this signal is an active-high input to indicate that the bootloader should bypass any inputs from the Host processor and continue to load the default firmware from Flash. After bootloading, this signal is an active-high input to indicate that the module should wakeup from its Ultra Low Power (ULP) sleep mode. The bootloader bypass functionality is supported only in WiSeConnect [™] .



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
UULP_VBAT_GPIO_3	К4	UULP_VBATT_1	Inout	HighZ	Default : HighZ
					Sleep: XTAL_32KHZ_IN / SLEEP_IND_FROM_DEV
					This pin can be configured by software to be any of the following
					• XTAL_32KHZ_IN: This pin can be used to feed external clock from a host processor or from external crystal oscillator
					• SLEEP_IND_FROM_DEV: This signal is used to send an indication to the Host processor. An indication is sent when the chip enters (logic low) and exits (logic high) the ULP Sleep mode.
UULP_VBAT_GPIO_4	E3	UULP_VBATT_1	Inout	HighZ	Default : HighZ
					Sleep: HighZ
					This pin can be configured by software to be any of the following
					• XTAL_32KHZ_IN: This pin can be used to feed external clock from a host processor or from external crystal oscillator
JP0	L4	VIN_3P3	Input	Pullup	Default : JP0
					Sleep: HighZ
					JP0 - Reserved. Connect to a test point for debug purposes.
JP1	L6	VIN_3P3	Input	Pullup	Default : JP1
					Sleep: HighZ
					JP1 - Reserved. Connect to a test point for debug purposes.
JP2	К6	VIN_3P3	Input	Pullup	Default : JP2



Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description ^{1,2,3,4}
					Sleep: HighZ
					JP2 - Reserved. Connect to a test point for debug purposes.
JNC	K7	VIN_3P3	NC	Pullup	Default : JNC
					Sleep: HighZ
					JNC - Reserved. Connect to a test point for debug purposes.
USB_DP	B9	USB_AVDD_3P3	Inout	NA	Positive data channel from the USB connector.
USB_DM	B10	USB_AVDD_3P3	Inout	NA	Negative data channel from the USB connector.
USB_ID	B8	USB_AVDD_3P3	Input	NA	ID signal from the USB connector.
USB_VBUS	D8	USB_AVDD_3P3	Input	NA	5V USB VBUS signal from the USB connector
USB_TXRTUNE	A8	USB_AVDD_3P3	Input	NA	USB Transmitter resistor tune analog signal which needs to be connected to an external 200 Ω resistor to adjusts the USB's high-speed source impedance

Table 3 Host and Peripheral Interfaces

- 1. "Default" state refers to the state of the device after initial boot loading and firmware loading is complete.
- 2. "Sleep" state refers to the state of the device after entering Sleep state which is indicated by Active-High "SLEEP_IND_FROM_DEV" signal.
- 3. Please refer to **"RS9116 nLink Technical Reference Manual"** for software programming information in hosted mode.
- 4. Please refer to "RS9116 Wireless SAPI Manual" for software programming information in embedded mode.
- 5. There are some functionalities, such as SLEEP_IND_FROM_DEV, that are available on multiple pins. However, these pins have other multiplexed functionalities. Any pin can be used based on the required functionality. Customer has to note the default states before using appropriate pin.



2.2.4 Miscellaneous Pins

Pin Name	Pin Number	I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description
NC	A14, D6, E1, E2, H2, H6, G2, J7, K1	NA	NA	NA	No connect.

Table 4 Miscellaneous Pins



3 RS9116 B00 module Specifications

3.1 Absolute Maximum Ratings

Functional operation above maximum ratings is not guaranteed and may damage the device.

Symbol	Parameter	Min	Max	Units
T _{store}	Storage temperature	-40	+125	°C
T _{j(max)}	Maximum junction temperature	-	+125	°C
UULP_VBATT_1	Always-on VBATT supply to the UULP Domains	-0.5	3.63	V
UULP_VBATT_2	Always-on VBATT supply to the UULP Domains	-0.5	3.63	V
RF_VBATT	Always-on VBATT Power supply to the RF	-0.5	3.63	V
PLL_VBATT	Always-on VBATT Power supply to the on-chip PLLs	-0.5	3.63	V
PMU_AVDD	Power supply for the on-chip PMU	-0.5	3.63	V
VINBCKDC	Power supply for the on-chip Buck	-0.5	3.63	V
FBDC1P3	Feedback signal for on-chip Buck	-0.5	1.8	V
VINLDOSOC	Power supply for SoC LDO	-0.5	1.8	V
VINLDO1P8	Power supply for 1.8V LDO	-0.5	3.63	V
FLASH_IO_VDD	I/O supply for Flash	-0.5	3.63	V
IO_VDD_1	I/O supplies for GPIOs	-0.5	3.63	V
IO_VDD_2	I/O supplies for GPIOs	-0.5	3.63	V
IO_VDD_3	I/O supplies for GPIOs	-0.5	3.63	V
SDIO_IO_VDD	I/O supplies for SDIO I/Os	-0.5	3.63	V
ULP_IO_VDD	I/O supplies for ULP GPIOs	-0.5	3.63	V
PA2G_AVDD	Power supply for the 2.4 GHz RF Power Amplifier	-0.5	3.63	V
RF_AVDD	Power supply for the 2.4 GHz RF and AFE	-0.5	1.98	V
AVDD_1P3	Power supply for the 2.4 GHz RF	-0.5	1.98	V
UULP_AVDD	Power supply for the always-on digital and ULP peripherals	-0.5	1.21	V
EFUSE_AVDD	Power supply for the on-chip eFuse	-0.5	2.3	V
C_VDD	Power supply for the digital core	-0.5	1.26	V
DDR_IO_VDD	I/O supply for the DDR interface pins	-0.5	1.98	V
USB_AVDD_3P3	Power supply for the USB interface	-0.5	3.63	V
USB_AVDD_1P1	Power supply for the USB core	-0.5	1.26	V



Symbol	Parameter	Min	Max	Units
ESD _{HBM}	Electrostatic discharge tolerance (HBM) - all I/Os except RF pins	_	2000 100	V V
	Electrostatic discharge tolerance (HBM) - RF pins		100	v
	Compliant with JEDEC specification JS-001-2017			
ESD _{CDM}	Electrostatic discharge tolerance (CDM) - all I/Os except RF pins Compliant with JEDEC specification JS- 002-2014	-	500	V
LU	Latchup Immunity ICE criteria at ambient temp of 25°C Compliant with JESD78D	-50	100	mA
I _{max}	Maximum Current consumption in TX mode	-	400	mA
P _{max}	RF Power Level Input to the chip	-	10	dBm
I _{Pmax}	Peak current rating for power supply	-	500	mA

 Table 5 Absolute Maximum Ratings

3.2 Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Units	Max Current (A)
T _{ambient}	Ambient temperature	-40	25	85	°C	
UULP_VBATT_ 1	Always-on VBATT supply to the UULP Domains	1.65	1.85/3.3	3.63	V	
UULP_VBATT_ 2	Always-on VBATT supply to the UULP Domains	1.65	1.85/3.3	3.63	V	
RF_VBATT	Always-on VBATT Power supply to the RF	1.75	1.85/3.3	3.63	V	
PLL_VBATT	Always-on VBATT Power supply to the on-chip PLLs	1.75	1.85/3.3	3.63	V	
PMU_AVDD	Power supply for the on-chip PMU	1.75	1.85/3.3	3.63	V	
VINBCKDC	Power supply for the on-chip Buck	1.75	1.85/3.3	3.63	V	
VINLDOSOC	Power supply for SoC LDO	1.1	1.35	1.55	V	
VINLDO1P8	Power supply for 1.8V LDO	1.75	1.85/3.3	3.63	V	
FLASH_IO_VD D	I/O supply for Flash	1.65	1.85	1.98	V	
IO_VDD_1	I/O supply for GPIOs	1.65	1.85/3.3	3.63	V	
IO_VDD_2	I/O supply for GPIOs	1.65	1.85/3.3	3.63	V	
IO_VDD_3	I/O supply for GPIOs	1.65	1.85/3.3	3.63	V	
ULP_IO_VDD	I/O supply for ULP GPIOs	1.65	1.85/3.3	3.63	V	
SDIO_IO_VDD	I/O supply for SDIO I/Os	1.65	1.85/3.3	3.63	V	
PA2G_AVDD	Power supply for the 2.4 GHz RF Power Amplifier	1.75	1.85/3.3	3.63	V	



Symbol	Parameter	Min.	Тур.	Max.	Units	Max Current (A)
RF_AVDD	Power supply for the 2.4 GHz RF and AFE	1.3	1.4	1.8	V	
AVDD_1P3	Power supply for the 2.4 GHz RF	1.3	1.4	1.8	V	
UULP_AVDD	Power supply for the always-on digital and ULP peripherals	0.95	1.0	1.21	V	
EFUSE_AVDD	Power supply for the on-chip eFuse	1.75	1.85	1.98	V	
C_VDD	Power supply for the digital core (Low Power Mode) Power supply for the digital core (High	0.95 0.99		1.05 1.21	V V	
	Performance Mode)					
USB_AVDD_3 P3	Power supply for the USB interface	3.0	3.3	3.63	V	
USB_AVDD_1 P1	Power supply for the USB core	0.99	1.1	1.21	V	

Table 6 Recommended Operating Conditions

3.3 DC Characteristics

3.3.1 Reset Pin

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vih	High level input voltage @3.3V	0.8 * VDD	-	3.63	V
	High level input voltage @1.8V	1.17	-	2.1	V
VIL	Low level input voltage @3.3V	-0.5	-	0.3 * VDD	V
	Low level input voltage @1.8V	-0.3	-	0.63	V
Vhys	Hysteresis voltage	0.05 * VDD	-	-	V

Table 7 Reset Pin



3.3.2 Power Sequence

The POC_IN and RESET_N signals should be controlled from external sources such as R/C circuits, and/or other MCU's GPIOs. However POC_OUT can be connected to POC_IN, if the supply voltage is 3.3V. Below waveforms show power sequence (Up & Down) requirements under various application needs. Note that below waveforms are not to scale.

3.3.2.1 Power-Up and Down Sequence with External 1.4V supply and POC_IN

Below diagram shows connections of various power supply voltages, POC_IN and RESET_N. These connections can be used when:

- System PMU (outside RS9116) can provide 1.4V supply, and hence the internal Buck regulator in RS9116 can be disabled.
- The 1.1V supply is still derived from LDO SoC (internal to RS9116).
- POC_IN is controlled externally.



NOTE:

- 1. Above shown is a typical connection diagram. Some of the supply pins shown above may or may not be present in the IC/Module. Check the Pinout table in this datasheet and connect accordingly.
- 2. * = Provide the supply voltages as per the specifications mentioned in this datasheet.
- 3. ** = USB power supply input connection is required if USB interface is present and used. Else, follow the connection as shown in Reference Schematics.





NOTE:

- 1. 3.3V/1.85V/VBATT supply shown above must be connected to the power supply pins of IC/Module. For example, SDIO_IO_VDD, ULP_IO_VDD, UULP_VBATT_1, etc.
- 2. Above POC_IN waveform is applicable if it is externally driven. Else, that particular waveform can be ignored, and the RESET_N timing can be considered after/before external power supplies ramp-up/down.

3.3.2.2 Power-Up and Down Sequence with External POC_IN

Below diagram shows connections of various power supply voltages, POC_IN and RESET_N. These connections can be used when:

- System PMU cannot provide 1.4V or 1.1V supplies and the internal buck and LDO of RS9116 are used.
- POC_IN is controlled externally.



NOTE:

1. Above shown is a typical connection diagram. Check the Reference Schematics for connections of other power supplies.





NOTE:

1. 3.3V/1.85V/VBATT supply shown above must be connected to the power supply pins of IC/Module. For example, SDIO_IO_VDD, ULP_IO_VDD, UULP_VBATT_1, etc.

3.3.2.3 Power-Up and Down Sequence with POC_IN connected internally

Below diagram shows connections of various power supply voltages, POC_IN and RESET_N. The typical applications of this connection can be as followws.

- System cannot provide external 1.4V & 1.1V supplies and the internal buck and LDO of RS9116 are used.
- POC_IN is looped back from POC_OUT.



NOTE:

- 1. Above shown is a typical connection diagram. Check the Reference Schematics for connections of other power supplies.
- 2. POC_OUT can be connected to POC_IN if the supply voltage is 3.3V only. Else, POC_IN has to be driven externally.





NOTE:

1. 3.3V/VBATT supply shown above must be connected to the power supply pins of IC/Module. For example, SDIO_IO_VDD, ULP_IO_VDD, UULP_VBATT_1, etc.

3.3.3 Digital Input Output Signals

Symbol	Parameter	Min.	Тур.	Max.	Unit
VIH	High level input voltage @3.3V	2.0	-	3.63	V
	High level input voltage @1.8V	1.17	-	2.1	V
VIL	Low level input voltage @3.3V	-0.3	-	0.8	V
	Low level input voltage @1.8V	-0.3	-	0.63	V
V _{hys}	Hysteresis voltage	0.1 VDD	-	-	V
V _{OL}	Low level output voltage	-	-	0.4	V
V _{OH}	High level output voltage	VDD-0.4	-	-	V
I _{OL}	Low level output current (programmable)	2.0	4.0	12.0	mA
Іон	High level output current (programmable)	2.0	4.0	12.0	mA

Table 8 Digital I/O Signals

3.3.4 USB

Conditions	Min.	Тур.	Max.	Units
HS Mode LS/FS Mode	-0.05 0.8	-	0.5 2.5	V
LS Mode FS Mode	1.3 1.3	-	2 2	V
< 160 MHz	-50	-	50	mV
	LS/FS Mode LS Mode FS Mode	LS/FS Mode 0.8 LS Mode 1.3 FS Mode 1.3 < 160 MHz -50	LS/FS Mode 0.8 LS Mode 1.3 FS Mode 1.3 < 160 MHz	LS/FS Mode 0.8 2.5 LS Mode 1.3 - 2 FS Mode 1.3 - 2 < 160 MHz

Table 9 USB

3.3.5 Pin Capacitances

Symbol	Parameter	Min.	Тур.	Max.	Unit		
Cio	Input/output capacitance, digital pins only	-	-	2.0	pF		
Table 10 Pin Canacitances							

Table 10 Pin Capacitances

3.3.6 AC Characteristics

3.3.7 Clock Specifications

RS9116 chipsets require two primary clocks:

- Low frequency 32 KHz clock for sleep manager and RTC
 - $_{\odot}$ $\,$ Internal 32 KHz RC clock is used for applications with low timing accuracy requirements $\,$
 - \circ 32 KHz crystal clock is used for applications with low timing accuracy requirements
- High frequency 40 MHz clock for the threadArch® processor, baseband subsystem and the radio

The chipsets have integrated internal oscillators including crystal oscillators to generate the required clocks. Integrated crystal oscillators enable the use of low-cost passive crystal components. Additionally, in a system where an external clock source is already present, the clock can be reused. The following are the recommended options for the clocks for different functionalities:



Functionality	Default Clock option	Other Clock option	Comments
Wi-Fi or Wi-Fi + BLE Connectivity	Internal 32KHz RC oscillator calibrated to <200ppm		32KHz XTAL Oscillator clock is optional. No significant power consumption impact on connected power numbers (<10uA).
Wi-Fi + BT or Wi-Fi + BT + BLE Connectivity with low power Audio Streaming operation (A2DP Source)	32KHz XTAL oscillator input on UULPGPIO	Internal 32KHz RC oscillator calibrated to <200ppm	32KHz XTAL Oscillator clock is important for Low-power Audio Streaming operation (A2DP Source).

There is no impact on sleep/deep-sleep power consumption with/without 32KHz XTAL oscillator clock

32KHz XTAL sources:

Option 1: From Host MCU/MPU LVCMOS rail to rail clock input on UULPGPIO

Option 2: External Xtal oscillator providing LVCMOS rail to rail clock input on UULPGPIO (Nano-drive clock should not be supplied).

3.3.7.1 32 KHz Clock

The 32 KHz clock selection can be done through software. RC oscillator clock is not suited for high timing accuracy applications and can increase system current consumption in duty-cycled power modes.

3.3.7.1.1 RC Oscillator

Parameter	Parameter Description	Min	Тур	Мах	Units
F _{osc}	Oscillator Frequency		32.0		KHz
Fosc_Acc	Frequency Variation with Temp and Voltage		1.2		%
Jitter	RMS value of Edge jitter (TIE)		91		ns
Peak Period Jitter	Peak value of Cycle Jitter with 6σ variation		789		ns

Table 11 32 KHz RC oscillator

3.3.7.1.2 32 KHz External Oscillator

An external 32 KHz low-frequency clock can be fed through the XTAL_32KHZ_IN functionality.



Figure 7 External 32 KHz oscillator - Rail to Rail



Parameter	Parameter Description	Min	Тур	Мах	Units
Fosc	Oscillator Frequency		32.768		KHz
Fosc_Acc	Frequency Variation with Temp and Voltage	-100		100	ppm
Duty cycle	Input duty cycle	30	50	70	%
V _{AC}	Input AC peak-peak voltage swing at input pin.	0.3	-	VBATT- 0.3	Vpp

Table 12 32 KHz external oscillator specifications

3.3.7.2 40 MHz Clock

Load capacitance with 40 MHz internal oscillator is integrated inside the chipset and calibrated. The calibrated value can be stored in eFuse using calibration software. The module provides the below characteristics.

Parameter	Parameter Description	Min	Тур	Max	Units
F _{osc}	Oscillator Frequency		40		MHz
Fosc_Acc	Frequency Variation with Temp and Voltage	-20		20	ppm
ESR	Equivalent series resistance			60	Ω
Load cap	Load capacitance range	5		10	pF

Table 13 40 MHz crystal specifications

3.3.8 SDIO 2.0 Slave

3.3.8.1 Full Speed Mode

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{sdio}	SDIO_CLK	-	-	25	MHz
Ts	SDIO_DATA, input setup time	4	-	-	ns
T _h	SDIO_DATA, input hold time	1	-	-	ns
T _{od}	SDIO_DATA, clock to output delay	-	-	13	ns
CL	Output Load	5	-	10	pF

Table 14 AC Characteristics - SDIO 2.0 Slave Full Speed Mode



Figure 8 Interface Timing Diagram for SDIO 2.0 Slave Full Speed Mode



3.3.8.2 High Speed Mode

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{sdio}	SDIO_CLK	25	-	50	MHz
Ts	SDIO_DATA, input setup time	4	-	-	ns
T _h	SDIO_DATA, input hold time	1	-	-	ns
T _{od}	SDIO_DATA, clock to output delay	2.5	-	13	ns
CL	Output Load	5	-	10	pF

Table 15 AC Characteristics - SDIO 2.0 Slave High Speed Mode



Figure 9 Interface Timing Diagram for SDIO 2.0 Slave High Speed Mode

3.3.9 SPI Slave

3.3.9.1 Low Speed Mode

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{spi}	SPI_CLK	0	-	25	MHz
T _{cs}	SPI_CS to output delay	-	-	7.5	ns
T _{cst}	SPI CS to input setup time	4.5	-	-	-
Ts	SPI_MOSI, input setup time	1.33	-	-	ns
T _h	SPI_MOSI, input hold time	1.2	-	-	ns
T _{od}	SPI_MISO, clock to output delay	-	-	8.75	ns
CL	Output Load	5	-	10	pF

Table 16 AC Characteristics - SPI Slave Low Speed Mode



Figure 10 Interface Timing Diagram for SPI Slave Low Speed Mode


Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{spi}	SPI_CLK	25	-	80	MHz
T _{cs}	SPI_CS to output delay	-	-	7.5	ns
T _{cst}	SPI CS to input setup time	4.5	-	-	-
Ts	SPI_MOSI, input setup time	1.33	-	-	ns
Th	SPI_MOSI, input hold time	1.2	-	-	ns
T _{od}	SPI_MISO, clock to output delay	2.5	-	8.75	ns
CL	Output Load	5	-	10	pF
SPI_CLK	Table 17 AC Characteristics - SPI Slave				
	Tics				

3.3.9.2 High Speed Mode

Figure 11 Interface Timing Diagram for SPI Slave High Speed Mode

3.3.9.3 Ultra High Speed Mode

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{spi}	SPI_CLK	-	-	100	MHz
Ts	SPI_MOSI, input setup time	1.33	-	-	ns
Th	SPI_MOSI, input hold time	1.2	-	-	ns
T _{od}	SPI_MISO, clock to output delay	1.5	-	8.75	ns
CL	Output Load	5	-	10	pF
	Table 18 AC Characteristics - SPI SI	ave Ultra High S	peed Mode	•	
SPI_CLK					
SPI_MISC					

Figure 12 Interface Timing Diagram for SPI Slave Ultra High Speed Mode



3.3.10 USB

3.3.10.1 Low Spe	eed Mode				
Parameter	Parameter Description	Min.	Тур.	Max.	Unit
Tr	Rise Time	75	-	300	ns
T _f	Fall Time	75	-	300	ns
Jitter	Jitter	-	-	10	ns

Table 19 AC Characteristics - USB Low Speed Mode

3.3.10.2 Full Speed Mode

Parameter	Parameter	Min.	Тур.	Max.	Unit
Tr	Rise Time	4	-	20	ns
T _f	Fall Time	4	-	20	ns
Jitter	Jitter	-	-	1	ns

Table 20 AC Characteristics - USB Full Speed Mode

3.3.10.3 High Speed Mode

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
Tr	Rise Time	0.5	-	-	ns
T _f	Fall Time	0.5	-	-	ns
Jitter	Jitter	-	-	0.1	ns

Table 21 AC Characteristics - USB High Speed Mode

3.3.11 UART

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
Tuart	CLK	0	-	20	MHz
T _{od}	Output delay	0	-	10	ns
Ts	Input setup time	0	-	5	ns
CL	Output load	5	-	25	pF

Table 22 AC Characteristics - UART

3.3.12 I2C Master and Slave

3.3.12.1 Fast Speed Mode

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{i2c}	SCL	100	-	400	KHz
T _{low}	clock low period	1.3	-	-	us
Thigh	clock high period	0.6	-	-	us
Tsstart	start condition, setup time	0.6	-	-	us
T _{hstart}	start condition, hold time	0.6	-	-	us



Parameter	Parameter Description	Min.	Тур.	Max.	Unit
Ts	data, setup time	100	-	-	ns
Tsstop	stop condition, setup time	0.6	-	-	us
CL	Output Load	5	-	10	pF
	Table 23 AC Characteristics - I2C Fa	st Speed N	lode		
SCL			Thigh		Tstop
SDA Thstart	Tiow				

Figure 13 Interface Timing Diagram for I2C Fast Speed Mode

Parameter	Parameter Description	Min.	Tun	Max.	Unit
Parameter	Parameter Description	win.	Тур.	wax.	Unit
Г _{і2с}	SCL	0.4	-	3.4	MHz
T _{low}	clock low period	160	-	-	ns
Thigh	clock high period	60	-	-	ns
Tsstart	start condition, setup time	160	-	-	ns
T _{hstart}	start condition, hold time	160	-	-	ns
Ts	data, setup time	10	-	-	ns
T _h	data, hold time	0	-	70	ns
T _{sstop}	stop condition, setup time	160	-	-	ns
CL	Output Load	5	_	10	pF

Table 24 AC Characteristics - I2C High Speed Mode



Figure 14 Interface Timing Diagram for I2C High Speed Mode



3.3.13 I2S/PCM Master and Slave

3.3.13.1 Master Mode

Negedge driving and posedge sampling for I2S Posedge driving and negedge sampling for PCM

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{i2s}	i2s_clk	0	-	25	MHz
Ts	i2s_din,i2s_ws setup time	10	-	-	ns
T _h	i2s_din,i2s_ws hold time	0	-	-	ns
T _{od}	i2s_dout output delay	0	-	12	ns
CL	i2s_dout output load	5	-	10	pF

Table 25 AC Characteristics – I2S/PCM Master Mode



Figure 15 Interface Timing Diagram for I2S Master Mode

3.3.13.2 Slave Mode

Negedge driving and posedge sampling for I2S Posedge driving and negedge sampling for PCM

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{i2s}	i2s_clk	0	-	25	MHz
Ts	i2s_din,i2s_ws setup time	8	-	-	ns
Th	i2s_din,i2s_ws hold time	0	-	-	ns
T _{od}	i2s_dout output delay	0	-	17	ns
CL	i2s_dout output load	5	-	10	pF

Table 26 AC Characteristics - I2S/PCM Slave Mode





Figure 16 Interface Timing Diagram for I2S Slave Mode

3.3.14 QSPI

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{qspi}	qspi_clk	0	-	58	MHz
T _{cs}	qspi_cs, to clock edge(this is achieved functionally)	8.6	-	-	ns
Ts	qspi_miso, setup time	1.53	-	-	ns
T _h	qspi_miso, hold time	1.2	-	-	ns
T _{od}	qspi_mosi, clock to output valid	-0.5	-	2.4	ns
CL	Output Load	5	-	10	pF

3.3.14.1 SDR Full Speed Mode (Rising Edge Sampling)

Table 27 AC Characteristics - QSPI (GPIO Pins) SDR Full Speed Mode (Rising Edge Sampling)



Figure 17 Interface Timing Diagram for QSPI (GPIO Pins) SDR Full Speed Mode (Rising Edge Sampling)

331/2	SDR High	Speed Mode	(Falling Edg	e Sampling)
J.J. 14.Z	SUKTIIGH	Speed Mode	(Failing Eug	e Samping)

	Parameter Description	Min.	Тур.	Max.	Unit
T _{qspi}	qspi_clk	0	-	116	MHz



Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{cs}	qspi_cs, to clock edge(this is achieved functionally)	4.3	-	-	ns
Ts	qspi_miso, setup time	1.53	-	-	ns
T _h	qspi_miso, hold time	1.2	-	-	ns
T _{od}	qspi_mosi, clock to output valid	-0.5	-	2.4	ns
CL	Output Load	5	-	10	pF

Table 28 AC Characteristics - QSPI (GPIO Pins) SDR High Speed Mode (Falling Edge Sampling)



Figure 18 Interface Timing Diagram for QSPI (GPIO Pins) SDR High Speed Mode (Falling Edge Sampling)

Parameter	Parameter Description	Min.	Тур.	Max.	Unit
T _{qspi}	qspi_clk	0	-	72	MHz
T _{cs}	qspi_cs, to clock edge(this is achieved functionally)	6.2	-	-	ns
Ts	qspi_miso, setup time	1.7	-	-	ns
T _h	qspi_miso, hold time	1	-	-	ns
T _{od}	qspi_mosi, clock to output valid	0.9	-	5.2	ns
CL	Output Load	5	-	10	pF

Table 29 AC Characteristics - QSPI (GPIO Pins) DDR Mode

2 2 4 4 2 DDD Mada





Figure 19 Interface Timing Diagram for QSPI (GPIO Pins) DDR Mode

3.3.15 GPIO pins

Parameter	Parameter Description	Conditions	Min.	Тур.	Max.	Unit
Trf	Rise time	Pin configured as output; SLEW = 1(fast mode)	1.0	-	2.5	ns
T _{ff}	Fall time	Pin configured as output; SLEW = 1(fast mode)	0.9	-	2.5	ns
T _{rs}	Rise time	Pin configured as output; SLEW = 0(standard mode)	1.9	-	4.3	ns
T _{fs}	Fall time	Pin configured as output; SLEW = 0(standard mode)	1.9	-	4.0	ns
Tr	Rise time	Pin configured as input	0.3	-	1.3	ns
T _f	Fall time	Pin configured as input	0.2	-	1.2	ns

 Table 30 AC Characteristics - GPIO Pins

3.4 RF Characteristics

All specifications are subject to change. Contact Redpine signals for final numbers.

In the sub-sections below,

- All WLAN Sensitivity numbers and Adjacent channel numbers are at < 10% PER limit. Packet sizes are 1024 bytes for 802.11 b/g data rates and 4096 bytes for 802.11n data rates.
- For WLAN ACI cases, the desired signal power is 3dB above standard defined sensitivity level.
- For Bluetooth C/I cases, the desired signal power is 3dB above standard defined sensitivity level.
- For Support of 1.85 V on RF/PA, please contact Silicon Labs.

Unless otherwise stated, the specifications in this section apply when the operating conditions are within the limits specified in the <u>Recommended Operating Conditions</u>



3.4.1 WLAN 2.4 GHz Transmitter Characteristics

3.4.1.1 Transmitter characteristics with 3.3V Supply

TA = 25°C, PA2G_AVDD/VINBCKDC = 3.3V. Remaining supplies are at typical operating conditions. Parameters are measured at antenna port on channel 6 (2437 MHz)⁽¹⁾

Parameter	Condition	Notes	Min	Тур	Max	Units
ransmit Power for 20MHz	DSSS - 1 Mbps	EVM< -9 dB	-	17	-	dBm
Bandwidth, compliant with IEEE mask and EVM	DSSS - 2 Mbps	EVM< -9 dB	-	16.5	-	dBm
	CCK- 5.5 Mbps	EVM< -9 dB	-	16.5	-	dBm
	CCK - 11 Mbps	EVM< -9 dB	-	16.5	-	dBm
	OFDM - 6 Mbps	EVM< -5 dB	-	17.5	-	dBm
	OFDM - 9 Mbps	EVM< -8 dB	-	17.5	-	dBm
	OFDM - 12 Mbps	EVM< -10 dB	-	17.5	-	dBm
	OFDM - 18 Mbps	EVM< -13 dB	-	16.5	-	dBm
	OFDM - 24 Mbps	EVM< -16 dB	-	15.5	-	dBm
	OFDM - 36 Mbps	EVM< -19 dB	-	13.5	-	dBm
	OFDM - 48 Mbps	EVM< -22 dB	-	13.5	-	dBm
	OFDM - 54 Mbps	EVM< -25 dB	-	13.5	-	dBm
	MCS0 Mixed Mode	EVM< -5 dB	-	16.5	-	dBm
	MCS1 Mixed Mode	EVM< -10 dB	-	16.5	-	dBm
	MCS2 Mixed Mode	EVM< -13 dB	-	16.5	-	dBm
	MCS3 Mixed Mode	EVM< -16 dB	-	15.5	-	dBm
	MCS4 Mixed Mode	EVM< -19 dB	-	14	-	dBm
	MCS5 Mixed Mode	EVM< -22 dB	-	13	-	dBm
	MCS6 Mixed Mode	EVM< -25 dB	-	13	-	dBm
	MCS7 Mixed Mode	EVM< -27 dB	-	10.5	-	dBm
	776-794 MHz	CDMA2000	-	-158	-	dBm/H

Parameter	Condition	Notes	Min	Тур	Max	Units
Transmitter Emissions (6 Mbps @ Maximum Power)	869–960 MHz	CDMAOne, GSM850	-	-158	-	dBm/Hz
	1450–1495 MHz	DAB	-	-158	-	dBm/Hz
	1570–1580 MHz	GPS	-	-145	-	dBm/Hz
	1592–1610 MHz	GLONASS	-	-120	-	dBm/Hz
	1710–1800 MHz	DSC-1800- Uplink	-	-128	-	dBm/Hz
	1805–1880 MHz	GSM 1800	-	-111	-	dBm/Hz
	1850–1910 MHz	GSM 1900	-	-125	-	dBm/Hz
	1910–1930 MHz	TDSCDMA,LTE	-	-134	-	dBm/Hz
	1930–1990 MHz	GSM1900, CDMAOne,WCD MA	-	-132	-	dBm/Hz
	2010–2075 MHz	TDSCDMA	-	-134	-	dBm/Hz
	2110–2170 MHz	WCDMA	-	-130	-	dBm/Hz
	2305–2370 MHz	LTE Band 40	-	-110	-	dBm/Hz
	2370–2400 MHz	LTE Band 40	-	-95	-	dBm/Hz
	2496–2530 MHz	LTE Band 41	-	-115	-	dBm/Hz
	2530–2560 MHz	LTE Band 41	-	-121	-	dBm/Hz
	2570–2690 MHz	LTE Band 41	-	-127	-	dBm/Hz
	5000–5900 MHz	WLAN 5G	-	-148	-	dBm/Hz
Harmonic Emissions (1 Mbps @	4.8-5.0 GHz	2nd Harmonic	-	-48	-	dBm/MHz
Maximum Power)	7.2-7.5 GHz	3rd Harmonic	-	-43	-	dBm/MHz

Table 31 WLAN 2.4 GHz Transmitter Characteristics (3.3V)

1. Up to 2dB variation in power from channel-to-channel. To meet FCC emission limits, edge channels (1 and 11) have reduced TX power.

3.4.1.2 Transmitter characteristics with 1.85V Supply

TA = 25°C, PA2G_AVDD/VINBCKDC = 1.85 V. Remaining supplies are at typical operating conditions. Parameters are measured at antenna port on channel 6 $(2437 \text{ MHz})^{(1)}$

Parameter	Condition	Notes	Min	Тур	Max	Units
	DSSS - 1 Mbps	EVM< -9 dB	-	12	-	dBm
	DSSS - 2 Mbps	EVM< -9 dB	-	12	-	dBm



Parameter	Condition	Notes	Min	Тур	Max	Units
Transmit Power for 20MHz	CCK- 5.5 Mbps	EVM< -9 dB	-	12	-	dBm
Bandwidth, compliant with IEEE mask and EVM	CCK - 11 Mbps	EVM< -9 dB	-	12	-	dBm
	OFDM - 6 Mbps	EVM< -5 dB	-	13	-	dBm
	OFDM - 9 Mbps	EVM< -8 dB	-	13	-	dBm
	OFDM - 12 Mbps	EVM< -10 dB	-	13	-	dBm
	OFDM - 18 Mbps	EVM< -13 dB	-	13	-	dBm
	OFDM - 24 Mbps	EVM< -16 dB	-	12	-	dBm
	OFDM - 36 Mbps	EVM< -19 dB	-	11	-	dBm
	OFDM - 48 Mbps	EVM< -22 dB	-	10	-	dBm
	OFDM - 54 Mbps	EVM< -25 dB	-	9	-	dBm
	MCS0 Mixed Mode	EVM< -5 dB	-	10.5	-	dBm
	MCS1 Mixed Mode	EVM< -10 dB	-	10.5	-	dBm
	MCS2 Mixed Mode	EVM< -13 dB	-	10.5	-	dBm
	MCS3 Mixed Mode	EVM< -16 dB	-	10.5	-	dBm
	MCS4 Mixed Mode	EVM< -19 dB	-	9	-	dBm
	MCS5 Mixed Mode	EVM< -22 dB	-	9.5	-	dBm
	MCS6 Mixed Mode	EVM< -25 dB	-	9	-	dBm
	MCS7 Mixed Mode	EVM< -27 dB	-	6	-	dBm
Transmitter Emissions (1 Mbps @ Maximum Power)	776-794 MHz	CDMA2000	-	-158	-	dBm/Hz
	869–960 MHz	CDMAOne, GSM850	-	-158	-	dBm/Hz
	1450–1495 MHz	DAB	-	-158	-	dBm/Hz
	1570–1580 MHz	GPS	-	-158	-	dBm/Hz
	15921610 MHz	GLONASS	-	-136	-	dBm/Hz
	1710–1800 MHz	DSC-1800- Uplink	-	-136	-	dBm/Hz
	1805–1880 MHz	GSM 1800	-	-133	-	dBm/Hz
	1850–1910 MHz	GSM 1900	-	-133	-	dBm/Hz



Parameter	Condition	Notes	Min	Тур	Мах	Units
	1910–1930 MHz	TDSCDMA,LTE	-	-138	-	dBm/Hz
	1930–1990 MHz	GSM1900, CDMAOne, WCDMA	-	-132	-	dBm/Hz
	2010–2075 MHz	TDSCDMA	-	-141	-	dBm/Hz
	2110–2170 MHz	WCDMA	-	-141	-	dBm/Hz
	2305–2370 MHz	LTE Band 40	-	-112	-	dBm/Hz
	2370–2400 MHz	LTE Band 40	-	-98	-	dBm/Hz
	2496–2530 MHz	LTE Band 41	-	-116	-	dBm/Hz
	2530–2560 MHz	LTE Band 41	-	-121	-	dBm/Hz
	2570–2690 MHz	LTE Band 41	-	-133	-	dBm/Hz
	5000–5900 MHz	WLAN 5G	-	-148	-	dBm/Hz
Harmonic Emissions (1 Mbps @	4.8-5.0 GHz	2nd Harmonic	-	-51	-	dBm/MHz
Maximum Power)	7.2-7.5 GHz	3rd Harmonic	-	-42	-	dBm/MHz

Table 32 WLAN 2.4 GHz Transmitter Characteristics (1.85V)

1. Up to 2dB variation in power from channel-to-channel. To meet FCC emission limits, edge channels (1 and 11) have reduced TX power.

3.4.2 WLAN 2.4 GHz Receiver Characteristics on High-Performance (HP) RF Chain

TA = 25°C. Parameters are measured at antenna port on channel 1(2412 MHz)

Parameter	Condition/Notes	Min	Тур	Max	Units
Sensitivity for 20MHz Bandwidth ⁽¹⁾	1 Mbps DSSS	-	-95	-	dBm
	2 Mbps DSSS	-	-89.5	-	dBm
	5.5 Mbps CCK	-	-87.5	-	dBm
	11 Mbps CCK	-	-85.5	-	dBm
	6 Mbps OFDM	-	-89	-	dBm
	9 Mbps OFDM	-	-88	-	dBm
	12 Mbps OFDM	-	-88.5	-	dBm
	18 Mbps OFDM	-	-86.5	-	dBm
	24 Mbps OFDM	-	-82.5	-	dBm
	36 Mbps OFDM	-	-78.5	-	dBm
	48 Mbps OFDM	-	-75	-	dBm
	54 Mbps OFDM	-	-73	-	dBm



Parameter	Condition/Notes	Min	Тур	Мах	Units
	MCS0 Mixed Mode	-	-88	-	dBm
	MCS1 Mixed Mode	-	-85.5	-	dBm
	MCS2 Mixed Mode	-	-83	-	dBm
	MCS3 Mixed Mode	-	-80.5	-	dBm
	MCS4 Mixed Mode	-	-77	-	dBm
	MCS5 Mixed Mode	-	-72	-	dBm
	MCS6 Mixed Mode	-	-70	-	dBm
	MCS7 Mixed Mode	-	-69.5	-	dBm
Maximum Input Level for PER	802.11 b	-	0	-	dBm
below 10%	802.11g	-	-10	-	dBm
	802.11n	-	-10	-	dBm
RSSI Accuracy Range		-3	-	3	dB
Blocking level for 3 dB RX	776–794 MHz	-	-4	-	dBm
Sensitivity Degradation(Data rate 6Mbps OFDM, Desired signal at -	824–849 MHz	-	-4	-	dBm
79dBm)	880–915 MHz	-	-4	-	dBm
	1710–1785 MHz	-	-14	-	dBm
	1850–1910 MHz	-	-13	-	dBm
	1920–1980 MHz	-	-15	-	dBm
	2300–2400 MHz	-	-60	-	dBm
	2570–2620 MHz	-	-23	-	dBm
	2545–2575 MHz	-	-22	-	dBm
Return Loss		-10	-	-	dB
Adjacent Channel Interference	1 Mbps DSSS	-	36	-	dB
	11 Mbps DSSS	-	37	-	dB
	6 Mbps OFDM	-	38	-	dB
	54 Mbps OFDM	-	22	-	dB
	MCS0 Mixed Mode	-	38	-	dB
	MCS7 Mixed Mode	-	20	-	dB
Alternate Adjacent Channel	1 Mbps DSSS	-	44	-	dB
Interference	11 Mbps DSSS	-	35	-	dB
	6 Mbps OFDM	-	46	-	dB
	54 Mbps OFDM	-	30	-	dB
	MCS0 Mixed Mode	-	46	-	dB
	MCS7 Mixed Mode	-	28	-	dB

Table 33 WLAN 2.4 GHz Receiver Characteristics on HP RF Chain



1. Sensitivities for channels 6,7,8 & 11 are up to 2dB worse

3.4.3 WLAN 2.4 GHz Receiver Characteristics on Low-Power (LP) RF Chain

TA = 25°C. Parameters are measured at antenna port on channel 1(2412 MHz)

Parameter	Condition/Notes	Min	Тур	Max	Units
Sensitivity for 20MHz Bandwidth ⁽¹⁾	1 Mbps DSSS	-	-93	-	dBm
	2 Mbps DSSS	-	-86.5	-	dBm
	5.5 Mbps CCK	-	-84.5	-	dBm
	11 Mbps CCK	-	-81.5	-	dBm
	6 Mbps OFDM	-	-86.5	-	dBm
	9 Mbps OFDM	-	-86	-	dBm
	12 Mbps OFDM	-	-85.5	-	dBm
	18 Mbps OFDM	-	-83	-	dBm
	24 Mbps OFDM	-	-80.5	-	dBm
	36 Mbps OFDM	-	-76.5	-	dBm
	MCS0 Mixed Mode	-	-85.5	-	dBm
	MCS1 Mixed Mode	-	-83.5	-	dBm
	MCS2 Mixed Mode	-	-81	-	dBm
	MCS3 Mixed Mode	-	-78	-	dBm
	MCS4 Mixed Mode	-	-74	-	dBm
Maximum Input Level for PER	802.11 b	-	5	-	dBm
below 10%	802.11g	-	-10	-	dBm
	802.11n	-	-10	-	dBm
RSSI Accuracy Range		-3	-	3	dB
Blocking level for 3 dB RX	776–794 MHz	-	-4	-	dBm
Sensitivity Degradation(Data rate 6Mbps OFDM, Desired signal at -	824–849 MHz	-	-4	-	dBm
79dBm)	880–915 MHz	-	-4	-	dBm
	1710–1785 MHz	-	-14	-	dBm
	1850–1910 MHz	-	-13.5	-	dBm
	1920–1980 MHz	-	-18	-	dBm
	2300–2400 MHz	-	-60	-	dBm
	2570–2620 MHz	-	-25	-	dBm



Parameter	Condition/Notes	Min	Тур	Max	Units
	2545–2575 MHz	-	-26	-	dBm
Return Loss		-10	-	-	dB
Adjacent Channel Interference	1 Mbps DSSS	-	40	-	dB
	11 Mbps DSSS	-	36	-	dB
	6 Mbps OFDM	-	42	-	dB
	36 Mbps OFDM	-	30	-	dB
	MCS0 Mixed Mode	-	40	-	dB
	MCS4 Mixed Mode	-	30	-	dB
Alternate Adjacent Channel	1 Mbps DSSS	-	50	-	dB
Interference	11 Mbps DSSS	-	38	-	dB
	6 Mbps OFDM	-	48	-	dB
	36 Mbps OFDM	-	38	-	dB
	MCS0 Mixed Mode	-	48	-	dB
	MCS4 Mixed Mode	-	36	-	dB

Table 34 WLAN 2.4 GHz Receiver Characteristics on LP RF Chain

1. Sensitivities for channels 6,7,8 & 11 are up to 2dB worse.

3.4.4 Bluetooth Transmitter Characteristics on High-Performance (HP) RF Chain

3.4.4.1 Transmitter characteristics with 3.3 V Supply

TA = 25°C, PA2G_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are measured at antenna port.⁽¹⁾

Parameter	Condition/Notes	Min	Тур	Мах	Units
Transmit Power	BR	-	12	-	dBm
	EDR 2Mbps	-	12	-	dBm
	EDR 3Mbps	-	11	-	dBm
	LE 1Mbps	-	18	-	dBm
	LE 2Mbps	-	18	-	dBm
	LR 500 Kbps	-	18	-	dBm
	LR 125 Kbps	-	18	-	dBm
Power Control Step	BR, EDR	-	3	-	dB
Adjacent Channel Power M-N = 2	BR	-	-	-20	dBm
	EDR	-	-	-20	dBm
	LE	-	-	-20	dBm



Parameter	Condition/Notes	6	Min	Тур	Max	Units
	LR		-	-	-20	dBm
Adjacent Channel Power M-N > 2	BR		-	-	-40	dBm
	EDR		-	-	-40	dBm
	LE		-	-	-30	dBm
	LR		-	-	-30	dBm
BR Modulation Characteristics	DH1		-25	-	25	kHz
	DH3		-40	-	40	kHz
	DH5		-40	-	40	kHz
	Drift Rate		-20	-	20	kHz/50 u
	Δf1 Avg		140	-	175	kHz
	∆f2 Max		115	-		kHz
EDR Modulation Characteristics	RMS DEVM, EDR2		-	10	-	9
	RMS DEVM, EDR3		-	6	-	9
	99% DEVM, EDR2		-	17	-	0
	99% DEVM, EDR3		-	12	-	C
	peak DEVM,EDR2		-	22	-	C
	peak DEVM,EDR3		-	16	-	C
BLE Modulation Characteristics	∆f1 Avg		225	-	275	kHz
	∆f2 Max		185	-	-	kHz
	∆f2 Avg/∆f1 Avg		0.8	-	-	-
Transmitter Emissions (BR	776-794 MHz	CDMA2000	-	-160	-	dBm/Hz
@Maximum output power)	869–960 MHz	CDMAOne, GSM850	-	-160	-	dBm/Hz
	1450–1495 MHz	DAB	-	-160	-	dBm/Hz
	1570–1580 MHz	GPS	-	-160	-	dBm/Hz
	1592–1610 MHz	GLONASS	-	-160 ⁽²⁾	-	dBm/Hz
	1710–1800 MHz	DSC-1800- Uplink	-	-115	-	dBm/Hz
	1805–1880 MHz	GSM 1800	-	-148	-	dBm/Hz
	1850–1910 MHz	GSM 1900	-	-148	-	dBm/Hz
	1910–1930 MHz	TDSCDMA,LTE	-	-135	-	dBm/Hz
	1930–1990 MHz	GSM1900,CDM AOne,WCDMA	-	-101	-	dBm/Hz



Parameter	Condition/Notes		Min	Тур	Max	Units
	2010–2075 MHz 1	TDSCDMA	-	-148	-	dBm/Hz
	2110–2170 MHz V	VCDMA	-	-115	-	dBm/Hz
	2305–2370 MHz L	TE Band 40	-	-140	-	dBm/Hz
	2370–2400 MHz L	TE Band 40	-	-134	-	dBm/Hz
	2496–2530 MHz L	TE Band 41	-	-125	-	dBm/Hz
	2530–2560 MHz L	TE Band 41	-	-138	-	dBm/Hz
	2570–2690 MHz L	TE Band 41	-	-138	-	dBm/Hz
	5000–5900 MHz V	VLAN 5G	-	-148	-	dBm/Hz

Table 35 Bluetooth Transmitter Characteristics on HP RF Chain 3.3V

- 1. Up to 2dB variation in power from channel-to-channel.
- Noise-floor is -160dBm/Hz with spurious tone power of -66dBm at 1601.33 MHz when transmitted signal is at 2402 MHz

3.4.4.2 Transmitter characteristics with 1.85 V Supply

TA = 25°C, PA2G_AVDD/VINBCKDC = 1.85 V. Remaining supplies are at typical operating conditions. Parameters are measured at antenna port.⁽¹⁾

Parameter	Condition/Notes	Min	Тур	Мах	Units
Transmit Power	BR	-	12	-	dBm
	EDR 2Mbps	-	12	-	dBm
	EDR 3Mbps	-	12	-	dBm
	LE 1Mbps	-	14	-	dBm
	LE 2Mbps	-	14	-	dBm
	LR 500 Kbps	-	14	-	dBm
	LR 125 Kbps	-	14	-	dBm
Power Control Step	BR, EDR	-	3	-	dB
Adjacent Channel Power M-N = 2	BR	-	-	-20	dBm
	EDR	-	-	-20	dBm
	LE	-	-	-20	dBm
	LR	-	-	-20	dBm
Adjacent Channel Power M-N > 2	BR	-	-	-40	dBm
	EDR	-	-	-40	dBm
	LE	-	-	-30	dBm
	LR	-	-	-30	dBm
BR Modulation Characteristics	DH1	-25	-	25	kHz



Parameter	Condition/Notes	5	Min	Тур	Max	Units
	DH3		-40	-	40	kHz
	DH5		-40	-	40	kHz
	Drift Rate		-20	-	20	kHz/50 us
	Δf1 Avg		140	-	175	kHz
	∆f2 Max		115	-	-	kHz
EDR Modulation Characteristics	RMS DEVM, EDR2		-	18	-	%
	RMS DEVM, EDR3		-	6	-	%
	99% DEVM, EDR2		-	25	-	%
	99% DEVM, EDR3		-	11	-	%
	peak DEVM,EDR2		-	30	-	%
	peak DEVM,EDR3		-	14	-	%
BLE Modulation Characteristics	∆f1 Avg		225	-	275	kHz
	∆f2 Max		185	-	-	kHz
	∆f2 Avg/∆f1 Avg		0.8	-	-	-
Transmitter Emissions (BR @Maximum output power)	776-794 MHz	CDMA2000	-	-160	-	dBm/Hz
(@inaximum output power)	869–960 MHz	CDMAOne, GSM850	-	-160	-	dBm/Hz
	1450–1495 MHz	DAB	-	-160	-	dBm/Hz
	1570–1580 MHz	GPS	-	-160	-	dBm/Hz
	1592–1610 MHz	GLONASS	-	-136	-	dBm/Hz
	1710–1800 MHz	DSC-1800- Uplink	-	-115	-	dBm/Hz
	1805–1880 MHz	GSM 1800	-	-148	-	dBm/Hz
	1850–1910 MHz	GSM 1900	-	-148	-	dBm/Hz
	1910–1930 MHz	TDSCDMA,LTE	-	-135	-	dBm/Hz
	1930–1990 MHz	GSM1900, CDMAOne, WCDMA	-	-101	-	dBm/Hz
	2010–2075 MHz	TDSCDMA	-	-148	-	dBm/Hz
	2110–2170 MHz	WCDMA	-	-115	-	dBm/Hz
	2305–2370 MHz	LTE Band 40	-	-140	-	dBm/Hz
	2370–2400 MHz	LTE Band 40	-	-134	-	dBm/Hz
	2496–2530 MHz	LTE Band 41	_	-125	_	dBm/Hz



Parameter	Condition/Notes		Min	Тур	Max	Units
	2530–2560 MHz	LTE Band 41	-	-138	-	dBm/Hz
	2570–2690 MHz	LTE Band 41	-	-138	-	dBm/Hz
	5000–5900 MHz	WLAN 5G	-	-148	-	dBm/Hz
Т	able 36 Bluetooth Transmitte	er Characteristic	s on HP RF	Chain 1.85	V	

1. Up to 2dB variation in power from channel-to-channel.

3.4.5 Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Chain

TA = 25°C. Parameters are measured at antenna port and applicable to both PA2G_AVDD/VINBCKDC=1.85V and PA2G_AVDD/VINBCKDC=3.3V

Parameter	Condition/Notes	Min	Тур	Мах	Units
Transmit Power	LE 1Mbps	-	-	-3.5	dBm
	LE 2Mbps	-	-	-3.5	dBm
	LR 500 Kbps	-	-	-3.5	dBm
	LR 125 kbps	-	-	-3.5	dBm
Adjacent Channel Power M-N = 2	LE	-	-	-20	dBm
	LR	-	-	-20	dBm
Adjacent Channel Power M-N >	LE	-	-	-30	dBm
	LR	-	-	-30	dBm
BR Modulation Characteristics	DH1	-25	-	25	kHz
	DH3	-40	-	40	kHz
	DH5	-40	-	40	kHz
	Drift Rate	-20	-	20	kHz
	Δf1 Avg	140	-	175	kHz
	∆f2 Max	115	-	-	kHz
BLE Modulation Characteristics	∆f1 Avg	225	-	275	kHz
	Δf2 Max	185	-	-	kHz
	Δf2 Avg/Δf1 Avg	0.8	-	-	-

Table 37 Bluetooth Transmitter Characteristics on LP 0 dBm RF Chain

3.4.6 Bluetooth Receiver Characteristics on High-Performance (HP) RF Chain

TA = 25°C. Parameters are measured at antenna port and applicable to both PA2G_AVDD/VINBCKDC=1.85V and PA2G_AVDD/VINBCKDC=3.3V



Parameter	Condition/Notes	Min	Тур	Max	Units
Sensitivity,Dirty TX off ^{(1),(2)}	BR (1 Mbps), 339 bytes, DH5 Packet, BER= 0.1%	-	-90	-	dBm
	EDR2 (2 Mbps), 679 bytes, 2-DH5 Packet, BER= 0.01%	-	-91	-	dBm
	EDR3 (3 Mbps), 1020 bytes, 3- DH5 Packet, BER= 0.01%	-	-85	-	dBm
	LE (1 Mbps), 37 bytes, PER=30.8%	-	-92	-	dBm
	LE (2 Mbps), 37 bytes, PER=30.8%	-	-90	-	dBm
	LR (500 Kbps), 37 bytes, PER=30.8%	-	-99	-	dBm
	LR (125 Kbps), 37 bytes, PER=30.8%	-	-103	-	dBm
Maximum Input Level	BR, EDR2, EDR3,BER= 0.1%	-	-16	-	dBm
	LE 1Mbps, 2Mbps,PER=30.8%	-	10	-	dBm
	LR 500kps, 125kbps,PER=30.8%	-	10	-	dBm
/I Performance	BR, co-channel, BER=0.1%	9	-	-	dB
	BR, adjacent +1/-1 MHz, BER=0.1%	-2	-	-	dB
	BR, adjacent +2/-2 MHz BER=0.1%	-19	-	-	dB
	BR, adjacent >= ±3 MHz BER=0.1%	-19	-	-	dB
	BR, Image channel BER=0.1%	-11	-	-	dB
	BR, adjacent to Image channel BER=0.1%	-22	-	-	dB
	EDR2, co-channel BER=0.1%	11	-	-	dB
	EDR2, adjacent +1/-1 MHz BER=0.1%	-2	-	-	dB
	EDR2, adjacent +2/-2 MHz BER=0.1%	-17	-	-	dB
	EDR2, adjacent >= ±3 MHz BER=0.1%	-17	-	-	dB
	EDR2, Image channel BER=0.1%	-9	-	-	dB
	EDR2, adjacent to Image channel BER=0.1%	-22	-	-	dB
	EDR3, co-channel BER=0.1%	19	-	-	dB
	EDR3, adjacent +1/- MHz BER=0.1%	3	-	-	dB
	EDR3, adjacent +2/-2 MHz BER=0.1%	-12	-	-	dB



Parameter	Condition/Notes	Min	Тур	Max	Units
	EDR3, adjacent >= ±3 MHz BER=0.1%	-12	-	-	dB
	EDR3, Image channel BER=0.1%	-2	-	-	dB
	EDR3, adjacent to Image channel BER=0.1%	-15	-	-	dB
	LE 1Mbps, co-channel PER=30.8%	-	11	-	dB
	LE 1Mbps, adjacent +1 MHz PER=30.8%	-	1	-	dB
	LE 1Mbps, adjacent -1 MHz PER=30.8%	-	-1	-	dB
	LE 1Mbps, adjacent +2 MHz PER=30.8%	-	-22	-	dB
	LE 1Mbps, adjacent -2 MHz PER=30.8%	-	-21	-	dB
	LE 1Mbps, adjacent +3 MHz PER=30.8%	-	-20	-	dB
	LE 1Mbps, adjacent -3 MHz PER=30.8%	-	-27	-	dB
	LE 1Mbps, adjacent >= ±4 MHz PER=30.8%	-	-33	-	dB
	LE 1Mbps, Image channel PER=30.8%	-	-22	-	dB
	LE 1Mbps, +1MHz adjacent to Image channel PER=30.8%	-	-31	-	dB
	LE 1Mbps, -1MHz adjacent to Image channel PER=30.8%	-	-20	-	dB
	LE 2Mbps, co-channel PER=30.8%	-	11	-	dB
	LE 2Mbps, adjacent +2 MHz PER=30.8%	-	-4	-	dB
	LE 2Mbps, adjacent -2 MHz PER=30.8%	-	-4	-	dB
	LE 2Mbps, adjacent +4 MHz PER=30.8%	-	-13	-	dB
	LE 2Mbps, adjacent -4 MHz PER=30.8%	-	-16	-	dB
	LE 1Mbps, adjacent >= ±6 MHz PER=30.8%	-	-32	-	dB
	LE 1Mbps, Image channel PER=30.8%	-	-13	-	dB
	LE 1Mbps, +2MHz adjacent to Image channel PER=30.8%	-	-24	-	dB
	LE 1Mbps, -2MHz adjacent to Image channel PER=30.8%	-	-4	-	dB



Table 38 Bluetooth Receiver Characteristics on HP RF Chain

- 1. **BR,EDR:** Sensitivities for channels 38,78 are up to 4dB worse, due to the desensitization of the receiver from harmonics of the system clock (40MHz)
- 2. **BLE,LR:** Sensitivities for channels 19,39 are up to 3dB worse, due to the desensitization of the receiver from harmonics of the system clock (40MHz)

3.4.7 Bluetooth Receiver Characteristics on Low-Power (LP) RF Chain

TA = 25°C. Parameters are measured at antenna port and applicable to both PA2G_AVDD/VINBCKDC=1.85V and PA2G_AVDD/VINBCKDC=3.3V

Parameter	Condition/Notes	Min	Тур	Мах	Units
Sensitivity,Dirty TX off ^{(1),(2)}	BR (1 Mbps), 339 bytes, DH5 Packet BER= 0.1%	-	-85	-	dBm
	EDR2 (2 Mbps), 679 bytes, 2-DH5 Packet, BER= 0.01%	-	-83	-	dBm
	LE (1 Mbps), 37 bytes, PER=30.8%	-	-89	-	dBm
	LE (2 Mbps), 37 bytes, PER=30.8%	-	-87	-	dBm
	LR (500 Kbps), 37 bytes, PER=30.8%	-	-97	-	dBm
	LR (125 Kbps), 37 bytes, PER=30.8%	-	-101	-	dBm
Maximum Input Level	BR, EDR2 BER= 0.1%	-	-16	-	dBm
	LE 1Mbps, 2Mbps PER=30.8%	-	3	-	dBm
	LR 500kps, 125kbps PER=30.8%	-	10	-	dBm
BER Floor		-	1e-4	-	%
C/I Performance	BR, co-channel BER= 0.1%	9	-	-	dB
	BR, adjacent +1/-1 MHz, BER=0.1%	-2	-	-	dB
	BR, adjacent +2/-2 MHz BER=0.1%	-19	-	-	dB
	BR, adjacent >= ±3 MHz BER=0.1%	-19	-	-	dB
	BR, Image channel BER=0.1%	-11	-	-	dB
	BR, adjacent to Image channel BER=0.1%	-22	-	-	dB
	EDR2, co-channel BER=0.1%	11	-	-	dB
	EDR2, adjacent +1/-1 MHz BER=0.1%	-2	-	-	dB



arameter	Condition/Notes	Min	Тур	Мах	Units
	EDR2, adjacent +2/-2 MHz BER=0.1%	-17	-	-	dB
	EDR2, adjacent >= ±3 MHz BER=0.1%	-17	-	-	dB
	EDR2, Image channel BER=0.1%	-9	-	-	dB
	EDR2, adjacent to Image channel BER=0.1%	-22	-	-	dB
	LE 1Mbps, co-channel PER=30.8%	-	11	-	dB
	LE 1Mbps, adjacent +1 MHz PER=30.8%	-	0	-	dB
	LE 1Mbps, adjacent -1 MHz PER=30.8%	-	-2	-	dB
	LE 1Mbps, adjacent +2 MHz PER=30.8%	-	-22	-	dB
	LE 1Mbps, adjacent -2 MHz PER=30.8%	-	-23	-	dB
	LE 1Mbps, adjacent +3 MHz PER=30.8%	-	-21	-	dB
	LE 1Mbps, adjacent -3 MHz PER=30.8%	-	-25	-	dB
	LE 1Mbps, adjacent >= ±4 MHz PER=30.8%	-	-32	-	dB
	LE 1Mbps, Image channel PER=30.8%	-	-26	-	dB
	LE 1Mbps, +1MHz adjacent to Image channel PER=30.8%	-	-34	-	dB
	LE 1Mbps, -1MHz adjacent to Image channel PER=30.8%	-	-21	-	dB
	LE 2Mbps, co-channel PER=30.8%	-	10	-	dB
	LE 2Mbps, adjacent +2 MHz PER=30.8%	-	-4	-	dB
	LE 2Mbps, adjacent -2 MHz PER=30.8%	-	0	-	dB
	LE 2Mbps, adjacent +4 MHz PER=30.8%	-	-12	-	dB
	LE 2Mbps, adjacent -4 MHz PER=30.8%	-	-16	-	dB
	LE 2Mbps, adjacent >= ±6 MHz PER=30.8%	-	-33	-	dB
	LE 2Mbps, Image channel PER=30.8%	-	-12	-	dB
	LE 2Mbps, 2MHz adjacent to Image channel PER=30.8%	-	-23	-	dB



Parameter	Condition/Notes	Min	Тур	Max	Units
	LE 2Mbps, -2MHz adjacent to Image channel PER=30.8%	-	-4	-	dB

Table 39 Bluetooth Receiver Characteristics on LP RF Chain

- BR,EDR: Sensitivities for channels 38,78 are up to 4dB worse, due to the desensitization of the receiver 1. from harmonics of the system clock (40MHz)
- 2. BLE,LR: Sensitivities for channels 19,39 are up to 3dB worse, due to the desensitization of the receiver from harmonics of the system clock (40MHz)

3.5 Typical Current Consumption



	VINLDO1P8	RS9116 B00
Measurement Point 1	PA2G_AVDD	Module
	ULP_IO_VDD	
	SDIO_IO_VDD	
	IO_VDD_1	
	IO_VDD_2	
	IO_VDD_3	

3.5.1.1 WLAN

Parameter	Description	Value	Units
1 Mbps Listen	LP Chain	13.82	mA
1 Mbps RX Active	LP Chain	19.67	mA
6 Mbps RX Active	HP Chain	48.2	mA
72 Mbps RX Active	HP Chain	48.2	mA
11 Mbps TX Active	Tx Power = Maximum (18dBm)	270	mA
	Tx Power = 8dBm	130	mA
6 Mbps TX Active	Tx Power = Maximum (18dBm)	285	mA
	Tx Power = 8dBm	130	



Parameter	Description	Value	Units
			mA
54 Mbps TX Active	Tx Power = Maximum (15dBm)	200	mA
	Tx Power = 8dBm	130	mA
72 Mbps TX Active	Tx Power = Maximum (12dBm)	180	mA
	Tx Power = 8dBm	130	mA
Deep Sleep	GPIO Wake up	0.9	uA
Standby	State retained	13.1	uA
Standby Associated, DTIM = 1		293	uA
Standby Associated, DTIM = 3		119	uA
Standby Associated, DTIM = 10		51	uA

3.5.1.2 Bluetooth BR and EDR

Parameter	Description	Value	Units
TX Active Current, 1 Mbps BR	LP chain, Tx Power = -2 dBm	9.9	mA
	HP chain, Tx Power = Maximum (12 dBm)	130	mA
RX Active Current, 1 Mbps BR	LP chain	10.2	mA
	HP chain	26.7	mA
TX Active Current, 2 Mbps EDR	HP chain, Tx Power = Maximum (12 dBm)	130	mA
RX Active Current, 2 Mbps EDR	LP chain	10.2	mA
	HP chain	26.7	mA
TX Active Current, 3 Mbps EDR	HP chain, Tx Power = Maximum (12 dBm)	140	mA
RX Active Current, 3 Mbps EDR	HP chain	26.7	mA
Deep Sleep	GPIO Wake up	0.9	uA
Standby	State RAM retained	13.1	uA

3.5.1.3 Bluetooth LE

Parameter	Description	Value	Units
TX Active Current	LP chain, Tx Power = -2 dBm	8.9	mA
	LP Chain, Tx Power = 2 dBm	-	mA
	HP Chain, Tx Power = Maximum (18 dBm)	190	mA
RX Active Current	LP chain	10.9	mA
			mA



Parameter	Description	Value	Units
	HP chain	26.7	
Deep Sleep	GPIO Wakeup	0.9	uA
Standby	State retained	13.1	uA
Advertising, Unconnectable	Advertising on all 3 channels Advertising Interval = 1.28s Tx Power = -2 dBm, LP chain	22.4	uA
Advertising, Connectable	Advertising on all 3 channels Advertising Interval = 1.28s Tx Power = -2 dBm, LP chain	30.1	uA
Connected	Connection Interval = 1.28s No Data Tx Power = -2 dBm, LP chain	21.8	uA
Connected	Connection Interval = 200ms No Data Tx Power = -2 dBm, LP chain	72	uA
Scanning	Scan Interval = 1.28s Scan Window = 11.25ms LP Chain	-	uA

3.5.2 1.85 V

**Please Note that the below efficiency values are at 3.6V applied on the Buck Converter. If a better voltage is applied, then customer can expect better efficiencies.





Parameter	Description	Value @ 3.6V	Value @ 1.85V	Units
1 Mbps Listen	LP Chain	13.4	23.5	mA
1 Mbps RX Active	LP Chain	19	33.3	mA
6 Mbps RX Active	HP Chain	37	65	mA
72 Mbps RX Active	HP Chain	39	68.3	mA
11 Mbps TX Active	Tx Power = Maximum (15dBm)	133	233	mA
	Tx Power = 8dBm	69	121	mA
6 Mbps TX Active	Tx Power = Maximum (15dBm)	136	238.2	mA
	Tx Power = 8dBm	67	117.3	mA
54 Mbps TX Active	Tx Power = Maximum (12dBm)	106	185.6	mA
	Tx Power = 8dBm	67	117.2	mA
72 Mbps TX Active	Tx Power = Maximum (10dBm)	97	170	mA
	Tx Power = 8dBm	87	152.4	mA
Deep Sleep	GPIO Wake up	0.9	1.6	uA
Standby	State retained	12.3	21.5	uA
Standby Associated, DTIM = 1		250	438	uA
Standby Associated, DTIM = 3		92	161.2	uA
Standby Associated, DTIM = 10		41	72	uA

3.5.2.2 Bluetooth BR and EDR

Parameter	Description	Value @ 3.6V	Value @ 1.85V	Units
TX Active Current, 1 Mbps BR	LP chain, Tx Power = -2 dBm	8.6	15	mA
	HP chain, Tx Power = Maximum (12 dBm)	-	-	mA
RX Active Current, 1 Mbps BR	LP chain	9.3	16.3	mA
	HP chain	23	40.3	mA
TX Active Current, 2 Mbps EDR	HP chain, Tx Power = Maximum (12 dBm)	-	-	mA
RX Active Current, 2 Mbps EDR	LP chain	10.2	18	mA
	HP chain	24	42	mA



Parameter	Description	Value @ 3.6V	Value @ 1.85V	Units
TX Active Current, 3 Mbps EDR	HP chain, Tx Power = Maximum (12 dBm)	-	-	mA
RX Active Current, 3 Mbps EDR	HP chain	24	42	mA
Deep Sleep	GPIO Wake up	0.9	1.6	uA
Standby	State retained	12.3	21.5	uA
Inquiry Scan	Scan Interval = 1.28s Scan Window = 128ms	2.7	4.73	mA
Page Scan	Scan Interval = 1.28s Scan Window = 128ms	2.7	4.73	mA
Inquiry and Page Scan	Inquiry/Page Scan Interval = 1.28s Scan Window = 128ms	5.5	9.6	mA
SNIFF Mode	Sniff Interval = 500ms Attempts = 2 Tx Power = 2 dBm, HP chain	263	461	uA

3.5.2.3 Bluetooth LE

Parameter	Description	Value @ 3.6V	Value @ 1.85V	Units
TX Active Current	LP chain, Tx Power = -2 dBm	8.6	15.2	mA
	LP Chain, Tx Power = 2 dBm	13.6	23.8	mA
	HP Chain, Tx Power = Maximum (14 dBm)	-	-	mA
RX Active Current	LP chain	9.6	17	mA
	HP chain	-	-	mA
Deep Sleep	GPIO Wake up	0.9	1.6	uA
Standby	State retained	12.3	21.5	uA
Advertising, Unconnectable	Advertising on all 3 channels	-	-	uA
	Advertising Interval = 1.28s			
	Tx Power = -2 dBm, LP chain			
Advertising, Connectable	Advertising on all 3 channels	31	54.3	uA
	Advertising Interval = 1.28s			
	Tx Power = -2 dBm, LP chain			
Connected	Connection Interval = 1.28s	25	44	uA
	No Data			
	Tx Power = -2 dBm, LP chain			



Parameter	Description	Value @ 3.6V	Value @ 1.85V	Units
Connected	Connection Interval = 200ms No Data Tx Power = -2 dBm, LP chain	69	121	uA
Scanning	Scan Interval = 1.28s Scan Window = 11.25ms LP Chain	-	-	uA



4 RS9116 B00 module Detailed Description

4.1 Overview

RS9116 B00 module is based on Silicon Labs' RS9116 ultra-low-power, single spatial stream, 802.11n + BT/BLE5.0 Convergence SoC. The RS9116 B00 module provides low-cost CMOS integration of a multi-threaded MAC processor (threadArch®), baseband digital signal processing, analog front-end, crystal oscillator, calibration eFuse, 2.4GHz RF transceiver, integrated power amplifier, match, bandpass filters(BPF), antenna diversity switch (DPDT) and Quad-SPI Flash thus providing a fully-integrated solution for a range of hosted and embedded wireless applications. With Silicon Labs' embedded four-threaded processor and on-chip ROM and RAM, these chipsets enable integration into low-cost and zero host load applications. With an integrated PMU and support for a variety of digital peripherals, RS9116 enables very low-cost implementations for wireless hosted and embedded applications. It can be connected to a host processor through SDIO, USB, SPI or UART interfaces. Wireless firmware upgrades and provisioning are supported.

4.2 Module Features

4.2.1 WLAN

- Compliant to single-spatial stream IEEE 802.11 b/g/n with single band support
- Support for 20 MHz channel bandwidth
- Transmit power up to +18 dBm with integrated PA
- Receive sensitivity as low as -96 dBm
- Data Rates:- 802.11b: Upto11 Mbps ; 802.11g: Upto54 Mbps ; 802.11n: MCS0 to MCS7
- Operating Frequency Range:- 2412 MHz 2484 MHz

4.2.1.1 MAC

- Conforms to IEEE 802.11b/g/n/j standards for MAC
- Dynamic selection of fragment threshold, data rate, and antenna depending on the channel statistics
- Hardware accelerators for WEP 64/128-bit and AES
- WPA, WPA2, and WMM support
- AMPDU and AMSDU aggregation for high performance
- Firmware downloaded from host based on application
- Hardware accelerators for DH (for WPS)

4.2.1.2 Baseband Processing

- Supports DSSS for 1, 2 Mbps and CCK for 5.5, 11 Mbps
- Supports all OFDM data rates (6, 9, 12, 18, 24, 36, 48, 54 Mbps, MCS0 to MCS7), and Short GI in Hosted mode
- Supports IEEE 802.11n single-stream modes with data rates up to 150 Mbps
- Supports long, short, and HT preamble modes
- High-performance multipath compensation in OFDM, DSSS, and CCK modes

4.2.2 Bluetooth

- Transmit power up to +16 dBm with integrated PA
- Receive sensitivity:- LE: -92 dBm, LR 125 Kbps: -102 dBm
- Compliant to dual-mode Bluetooth 5
- <8 mA transmit current in Bluetooth 5 mode, 2 Mbps data rate
- Data rates: 125 Kbps, 500 Kbps, 1 Mbps, 2Mbps, 3 Mbps



- Operating Frequency Range:- 2.402 GHz 2.480 GHz
- Bluetooth 2.1 + EDR, Bluetooth Low Energy 4.0 / 4.1 / 4.2 / 5.0
- Bluetooth Low Energy 1 Mbps, 2 Mbps and Long Range modes
- Bluetooth Low Energy Secure connections
- Bluetooth Low Energy supports central role and peripheral role concurrently.
- Bluetooth auto rate and auto TX power adaptation
- Scatternet* with two slave roles while still being visible.

* For detailed list of Software features, and available profiles, please refer the Software Reference Manuals, or, Contact Silicon Labs for availability.

4.2.2.1 MAC

4.2.2.1.1 Link Manager

- Creation, modification & release of logical links
- Connection establishment between Link managers of two Bluetooth devices
- Link supervision is implemented in Link Manager
- Link power control is done depending on the inputs from Link Controller
- Enabling & disabling of encryption & decryption on logical links
- Services the data transport requests from L2CAP and provides required QOS
- Support for security using ECDH hardware accelerator

4.2.2.1.2 Link Controller

- Encodes and decodes header of BT packets
- Manages flow control, acknowledgment, retransmission requests, etc.
- Stores the last packet status for all logical transports
- Chooses between SCO & ACL buffers depending on the control information coming from BBP resource manager
- Indicates the success status of packet transmission to upper layers
- Indicates the link quality to the LMP layer

4.2.2.1.3 Host Controller

- Receives & decodes commands received from the Bluetooth Host.
- Propagates the decoded commands to respective modules
- Responsible for transmitting and receiving packets from and to Host
- Formats the responses coming from other modules of Bluetooth Controller as events and sends them to the Host.

4.2.2.1.4 Device Manager

- Controls Scan & Connection processes
- Controls all BT Device operations except data transport operations
- Storing link keys
- BT Controller state transition management
- Slot synchronization & management
- Access contract management
- Scheduler



4.2.2.2 Baseband Processing

- Supports GFSK (1 Mbps), EDR-DQPSK, EDR-D8PSK
- Supports BLE and Bluetooth long range
- Supports Data rates up to 3 Mbps

4.2.3 RF Transceiver

- Integrated 2.4 GHz transceiver with highly programmable operating modes
- Internal oscillator with 40 MHz crystal
- Inbuilt automatic boot up and periodic calibration enables ease of integration

4.2.4 Host Interfaces

- SDIO
 - o Version 2.0-compatible
 - o Supports SD-SPI, 1-bit, and 4-bit SDIO modes
 - \circ Operation up to a maximum clock speed of 50 MHz
- SPI Interface
 - o Operation up to a maximum clock speed of 100 MHz
- USB 2.0
 - Supports 480Mbps "High Speed" (HS), 12Mbps "Full Speed" (FS) and 1.5Mbps "Low Speed" (LS) serial data transmission
 - Support USB CDC and device mode
- UART
 - Supports variable baud rates between 9600 and 3686400 bps
 - o AT command interface for configuration and data transmission/reception

NOTE: Hosted mode (n-Link) supports USB 2.0 and SDIO. Embedded Mode (WiSeConnect) supports SPI, USB CDC, and UART.

4.2.4.1 Auto Host detection

RS9116 detects the host interface automatically after connecting to respective host controllers like SDIO, SPI, UART, USB and USB-CDC. SDIO/SPI host interface is detected through the hardware packet exchanges. UART host interface is detected through the software based-on the received packets on the UART interface. USB-Device mode interface is detected through the hardware based-on VBUS signal level. The host interface detection between USB & USB-CDC will be taken care by the firmware based on the USB CDC SEL GPIO. This Host configuration is stored in always-on domain registers after detection (on power up) and reused this information at each wakeup.

4.2.5 Wireless Coexistence Manager

- Arbitration between Wi-Fi, Bluetooth, and Bluetooth Low Energy
- Application aware arbitration
- Adaptive frequency hopping (AFH) in Bluetooth is based on WLAN channel usage
- Pre inter thread interrupts generation for radio switching
- QoS assurance across different traffics

4.2.6 Software

The RS9116 software package supports 802.11 b/g/n Client, Access Point (Up to 16 clients), Concurrent Client and Access Point mode, Enterprise Security dual-mode BT 5.0 functionality on a variety of host platforms and operating systems. The software package includes complete firmware, reference drivers, application profiles and configuration graphical user interface (GUI) for Linux operating systems. The Wi-Fi driver has support for a simultaneous access point, and client mode. Bluetooth host driver utilizes Opensource host stacks like BlueZ for Linux. The



application layer supports all profiles supported by BlueZ on Linux. It has a wireless coexistence manager to arbitrate between protocols.

The RS9116 software package is available in two flavors

- Hosted mode (n-Link[™]): Wi-Fi stack, Bluetooth stack and profiles, and all network stacks reside on the host processor. Support for multiple Virtual Access Points available.
- Embedded mode (WiSeConnect[™]): Wi-Fi stack, TCP/IP stack, IP modules, Bluetooth stack and some profiles reside in RS9116; Some of the Bluetooth profiles reside in the host processor

NOTE: Please refer the Software Manuals (TRM and PRM) for more details.

4.2.6.1 Hosted Mode (n-Link[™])

- Available host interfaces: SDIO 2.0 and USB HS
- Application data throughput up to 50 Mbps (Hosted Mode) in 802.11n with 20MHz bandwidth.
- Host drivers for Linux
- Support for Client mode, Access point mode (Upto 16 clients), Concurrent Client and Access Point mode, Enterprise Security
- Support for concurrent Wi-Fi, dual-mode Bluetooth 5

4.2.6.2 Embedded Mode (WiSeConnect[™])

- Available host interface: UART, SPI, SDIO*, and USB CDC
- TCP throughput > 20Mbps over SDIO host interface with 20 MHz bandwidth
- Support for Embedded Client mode, Access Point mode (Upto 8 clients), Concurrent Client and Access Point mode, and Enterprise Security
- Supports advanced security features: WPA/WPA2-Personal and Enterprise*
- Integrated TCP/IP stack (IPV4/IPV6), HTTP/HTTPS, DHCP, ICMP, SSL 3.0/TLS1.2, WebSockets, IGMP, DNS, DNS-SD, SNMP, FTP Client, MQTT*
- Bluetooth inbuilt stack support for L2CAP, RFCOMM, SDP, SPP, GAP
- Bluetooth profile support* for GAP, SDP, L2CAP, RFCOMM, SPP, GATT, PBAP
- Wireless firmware upgrade and provisioning
- Support for concurrent Wi-Fi, dual-mode Bluetooth 5

* For detailed list of Software features, and available profiles, please refer the Software Reference Manuals, or, Contact Silicon Labs for availability.

4.2.7 Security

RS9116 supports multiple levels of security capabilities available for the development of IoT devices.

- Accelerators: AES128/256 in Embeded Mode
- WPA/WPA2-Personal, WPA/WPA2 Enterprise for Client*
- Secure Firmware upgrade* with backup

* For detailed list of Software features, and available profiles, please refer the Software Reference Manuals, or, Contact Silicon Labs for availability.



4.2.8 Power Management

The RS9116 chipsets have an internal power management subsystem, including DC-DC converters and linear regulators. This subsystem generates all the voltages required by the chipset to operate from a wide variety of input sources.

- LC DC-DC switching converter for RF and Digital blocks
 - $_{\odot}$ $\,$ Wide input voltage range (1.85 to 3.6V) on pin VINBCKDC $\,$
 - Output 1.4V and 300mA maximum load on pin VOUTBCKDC
 - SC DC-DC Switching converter for Always-ON core logic domain
 - Wide input voltage range (1.85 to 3.6V) on pin UULP_VBATT_1 and UULP_VBATT_2
 - o Output 1.05V
- LDO SOC Linear regulator for digital blocks
 - Input 1.4V from LC DC-DC or external regulated supply on pin VINLDOSOC
 - Output 1.15V and 300mA maximum load on pin VOUTLDOSOC
- LDO RF and AFE Linear regulator for RF and AFE
 - Input 1.4V from LC DC-DC or external regulated supply on pin RF_AVDD
 - Output 1.1V and 20mA maximum load on pin VOUTLDOAFE
- LDO FLASH Linear regulator for internal and external Flash
 - Input Wide input voltage range (1.85 to 3.6V) on pin VINLDO1P8
 - Output 1.8V and 20mA maximum load on pin VOUTLDO1P8

4.2.9 Low power modes

It supports Ultra-low power consumption with multiple power modes to reduce the system energy consumption.

- Dynamic Voltage and Frequency Scaling
- Low Power (LP) mode with only the host interface active
- Deep sleep (ULP) mode with only the sleep timer active with and without RAM retention
- Wi-Fi standby associated mode with automatic periodic wake-up
- Automatic clock gating of the unused blocks or transit the system from Normal to LP or ULP modes

4.2.9.1 ULP mode

In Ultra Low Power mode, the deep sleep manager has control over the other subsystems and processors and controls their active and sleep states. During deep sleep, the always-on logic domain operates on a lowered supply and a 32 KHz low-frequency clock to reduce power consumption. The ULP mode supports the following wake-up options:

- Timeout wakeup Exit sleep state after programmed timeout value.
- GPIO Based Wakeup: Exit sleep state when GPIO goes High/Low based on programmed polarity.
- Analog Comparator Based wakeup Exit sleep state on an event at the analog comparator.
- RTC Timer wakeup Exit Sleep state on timeout of RTC timer
- WatchDog Interrupt based wakeup Exit Sleep state upon watchdog interrupt timeout.

ULP mode is not supported in the USB interface mode

4.2.9.2 LP mode

In Low Power mode, Network processor maintains system state and gate all internal high frequency clocks. But host interface is ready to accept any command from host controller.

The LP mode supports the following wake-up options:

- SILICON LABS
- Host Request Exit sleep state on a command from HOST controller. whenever a command from the host is received, the processor serves the request with minimum latency and the clock is gated immediately after the completion of the operation to reduce power consumption
- GPIO based wakeup Wakeup can be initiated through a GPIO pin
- Timeout wakeup Exit sleep state after the programmed timeout value

4.2.10 Memory

4.2.10.1 On-chip memory

The threadArch® processor has the following memory:

- On-chip SRAM for the wireless stack.
- 512Kbytes of ROM which holds the Secure primary bootloader, Network Stack, Wireless stacks and security functions.
- 16Kbytes of Instruction cache enabling eXecute In Place (XIP) with quad SPI flash memory.
- eFuse of 512 bytes (used to store primary boot configuration, security and calibration parameters)

4.2.10.2 Serial Flash

The RS9116 utilizes a serial Flash to store processor instructions and other data. The SPI Flash Controller is a 1/2/4wired interface for serial access of data from Flash. It can be used in either Single, Dual or Quad modes. Instructions are read using the Direct Fetch mode while data transfers use the Indirect Access mode. The SPI Flash Controller in RS9116 has been designed with programmable options for most of the single and multi-bit operations. RS9116W-SB00-B00 module has 4 Mbytes internal flash memory.

RS9116W-SB0N-B00 module can interface with Flash ICs from multiple vendors. The list of recommended serial Flash devices and vendors is given below

S.No.	Vendor	Part #	Flash Density	Vcc	Bus Width
			(in Mbit)		
1	GigaDevice	GD25LQ32D	32	1.65V-2.0V	1/2/4-bit
2	Macronix	MX25R3235F	32	1.65V-3.6V	1/2/4-bit



5 RS9116 B00 module Reference Schematics, BOM and Layout Guidelines

5.1 SDIO/SPI/UART

5.1.1 Schematics

The below diagram shows the typical schematic with SDIO/SPI/UART Host Interface and Internal Flash.






Figure 20 Schematics with SDIO/SPI/UART Host Interface

- 1. PA2G_AVDD can be driven by 3.3V source irrespective of other sources for Maximum Transmit Output power.
- 2. The supplies can be driven by different voltage sources within the recommended operating conditions specified in Specifications section.
- 3. SDIO_IO_VDD can be driven by a different source irrespective of other sources to support different interfaces.
- 4. In SDIO mode, pull-up resistors should be present on SDIO_CMD & SDIO Data lines as per the SDIO physical layer specification, version 2.0.
- 5. In SPI mode, ensure that the input signals, SPI_CS and SPI_CLK are not floating when the device is powered up and reset is deasserted. This can be done by ensuring that the host processor configures its signals (outputs) before deasserting the reset. SPI_INTR is the interrupt signal driven by the slave device. This signal may be configured as Active-high or Active-low. If it is active-high, an external pull-down resistor may be required. If it is active-low, an external pull-up resistor may be required. This resistor can be avoided if the following action needs to be carried out in the host processor
 - a. To use the signal in the Active-high or Active-low mode, ensure that, during the power up of the device, the Interrupt is disabled in the Host processor before deasserting the reset. After deasserting the reset, the Interrupt needs to be enabled only after the SPI initialization is done and the Interrupt mode is programmed to either Active-high or Active-low mode as required.
 - b. The Host processor needs to be disable the interrupt before the ULP Sleep mode is entered and enable it after SPI interface is reinitialized upon wakeup from ULP Sleep.
- 6. In UART mode, ensure that the input signals, UART_RX and UART_CTS are not floating when the device is powered up and reset is deasserted. This can be done by ensuring that the host processor configures its signals (outputs) before deasserting the reset.
- 7. Resistor "R1" should not be populated if UART is used as Host Interface.

5.1.2 Bill of Materials

S.No.	Quantity	Reference	Value	Description	JEDEC	Manufacturer	Part Number
1	2	C2,C3	10uF	CAP CER 10UF 10V X5R 0805	0805	Murata	GRM21BR61A106KE19L
2	3	C4,C5,C10	1uF	CAP CER 1UF 10V 10% X5R 0402	0402	Murata	GRM155R61A105KE15D
3	6	C1,C6,C7,C8,C9,C11	0.1uF	CAP CER 0.1UF 10V X5R 0402	0402	Murata	GRM155R61A104KA01D
4	1	Z1	8.2pF	CER CHP 8.2P +/-0.25P C0G 0201 25V	0201	Murata	GRM0335C1E8R2CD01D



S.No.	Quantity	Reference	Value	Description	JEDEC	Manufacturer	Part Number
5	1	J1		Antenna/U.FL			
6	1	L1	1uH	FIXED IND 1UH 2.3A 70 MOHM SMD	0805	Murata	DFE201210S-1R0M=P2
7	1	R1	33E	RES SMD 33 OHM 5% 1/10W	0402	Panasonic	ERJ-2GEJ330X
8	1	U1		Wireless Single Band Module		Redpine	RS9116N-SB00-B00 / RS9116W-SB00-B00
9	2	Z2,Z3		Optional Capacitors for Antenna Matching	0201		

Table 40 Bill of Materials with SDIO/SPI/UART Host Interface

5.2 USB/USB-CDC

5.2.1 Schematics

The below diagram shows the typical schematic with USB/USB-CDC Host Interface and Internal Flash.

RS9116 B00 Connectivity Module Datasheet v1.0.7, Sep-2020





Figure 21 Schematics with USB/USB-CDC Host Interface

- 1. PA2G_AVDD can be driven by 3.3V source irrespective of other sources for Maximum Transmit Output power.
- 2. The supplies can be driven by different voltage sources within the recommended operating conditions specified in Specifications section.
- 3. Ensure that the pin USB_CDC_DIS is left unconnected to ensure normal USB functionality.
- 4. Resistor "R1" should not be populated if normal USB is used as Host Interface.

5.2.2 Bill of Materials

S.No.	Quantity	Reference	Value	Description	JEDEC	Manufacturer	Part Number
1	2	C2,C3	10uF	CAP CER 10UF 10V X5R 0805	0805	Murata	GRM21BR61A106KE19L
2	3	C4,C5,C10	1uF	CAP CER 1UF 10V 10% X5R 0402	0402	Murata	GRM155R61A105KE15D
3	8	C1,C6,C7,C8,C9,C11,C13, C14	0.1uF	CAP CER 0.1UF 10V X5R 0402	0402	Murata	GRM155R61A104KA01D
4	1	Z1	8.2pF	CER CHP 8.2P +/-0.25P C0G 0201 25V	0201	Murata	GRM0335C1E8R2CD01D
5	1	J1		Antenna/U.FL			
6	1	L1	1uH	FIXED IND 1UH 2.3A 70 MOHM SMD	0805	Murata	DFE201210S-1R0M=P2
7	1	R1	4.7K	RES SMD 4.7K OHM 1% 1/16W 0402	0402	Yageo	RC0402FR-074K7L
8	1	R2	200E	RES SMD 200 OHM 1% 1/20W 0201	0201	Yageo	RC0201FR-07200RL
9	1	U1		Wireless Single Band Module		Redpine	RS9116N-SB00-B00 / RS9116W-SB00-B00





S.No.	Quantity	Reference	Value	Description	JEDEC	Manufacturer	Part Number
10	2	Z2,Z3		Optional Capacitors for Antenna Matching	0201		

Table 41 Bill of Materials with USB/USB-CDC Host Interface

5.3 External Flash

5.3.1 Schematics

The below diagram shows the typical schematic with External Flash. UART Host Interface is shown for reference.

RS9116 B00 Connectivity Module Datasheet v1.0.7, Sep-2020





Figure 22 External Flash Schematics

- 1. External Flash is supported only with supply source of 1.85V
- 2. PA2G_AVDD can be driven by 3.3V source irrespective of other sources for Maximum Transmit Output power.
- 3. SDIO_IO_VDD can be driven by a different source irrespective of other sources to support different interfaces.
- 4. IO_VDD_1, IO_VDD_2, IO_VDD_3 can be driven by a different source within the recommended operating conditions specified in Specifications section.

5.3.2 Bill of Materials

S.No.	Quantity	Reference	Value	Description	JEDEC	Manufacturer	Part Number
1	2	C2,C3	10uF	CAP CER 10UF 10V X5R 0805	0805	Murata	GRM21BR61A106KE19L
2	3	C4,C5,C10	1uF	CAP CER 1UF 10V 10% X5R 0402	0402	Murata	GRM155R61A105KE15D
3	6	C1,C6,C7,C8,C9,C11	0.1uF	CAP CER 0.1UF 10V X5R 0402	0402	Murata	GRM155R61A104KA01D
4	1	Z1	8.2pF	CER CHP 8.2P +/-0.25P C0G 0201 0201 25V		Murata	GRM0335C1E8R2CD01D
5	1	J1		Antenna/U.FL			
6	1	L1	1uH	FIXED IND 1UH 2.3A 70 MOHM SMD	0805	Murata	DFE201210S-1R0M=P2
7	1	U1		Wireless Single Band Module		Redpine	RS9116N-SB0N-B00 / RS9116W-SB0N-B00
8	1	U2	Flash	External Flash Memory			
9	2	Z2,Z3		Optional Capacitors for Antenna Matching	0201		

Table 42 External Flash Bill of Materials





5.4 Layout Guidelines

- 1. The following Supply Pins needs to be STAR routed from the Supply Source
 - a. VINBCKDC
 - b. UULP_VBATT_1
 - c. UULP VBATT 2
 - d. RF VBATT
 - e. VINLDO1P8
 - f. PA2G_AVDD
 - g. ULP_IO_VDD
 - h. SDIO_IO_VDD
 - i. IO_VDD_1, IO_VDD_2, IO_VDD_3
- 2. The RF_PORT1 (Module Pin No. A18) signal may be directly connected to an on-board chip antenna or terminated in an RF connector of any form factor for enabling the use of external antennas.
- 3. There need to be DC blocking capacitors (8.2pF) on RF_PORT1 if they are connected to Antenna
- 4. The RF trace on RF_OUT should have a characteristic impedance of 50 Ohms. Any standard 50 Ohms RF trace (Microstrip or Coplanar wave guide) may be used. The width of the 50 Ohms line depends on the PCB stack, e.g., the dielectric of the PCB, thickness of the copper, thickness of the dielectric and other factors. Consult the PCB fabrication unit to get these factors right.
- To evaluate transmit and receive performance like Tx Power and EVM, Rx sensitivity and the like, an RF connector would be required. A suggestion is to place a 'microwave coaxial connector with switch' between RF_OUT and the antenna.
- 6. The layout Guidelines for the BUCK are as follows:
 - a. Minimise the loop area formed by inductor switching node, output capacitors & input capacitors. This helps keep high current paths as short as possible. Keeping high current paths shorter and wider would help decrease trace inductance & resistance. This would significantly help increase the efficiency in high current applications. This reduced loop area would also help in reducing the radiated EMI that may affect nearby components.
 - b. VINBCKDC Capacitor should be very close to the Module Pin & the Ground Pad of the capacitor should have direct vias to the Ground Plane underneath.
 - c. Buck Inductor should be close to Module VOUTBCKDC pin and buck capacitor should be placed closed to the Inductor, the Ground Pad of the capacitor should have direct vias to the Ground Plane underneath.
 - d. The Ground Plane underneath the Buck Inductor in the Top Layer should be made as an isolated copper patch and should descend down to the Second Layer (Main Ground) through multiple Vias.
 - e. The path from VOUTBCKDC to VINLDOSOC is a high current path. The Trace should be as short & wide as possible and is recommended to run a Grounded Shield Traces on either side of this High Current Trace
 - f. The Capacitor on VINLDOSOC should be very close to the Module Pin & the Ground Pad of the capacitor should have direct vias to the Ground Plane underneath.
- 7. For USB, it is recommended that the components and their values in the BoM be adhered to.
- 8. It is highly recommended that the two USB differential signals (USB_DP and USB_DN) be routed in parallel with a spacing (say, a) which achieves 90 Ω of differential impedances, 45 Ω for each trace.







9. In order to minimize crosstalk between the two USB differential signals (USB_DP and USB_DN) and other signal traces routed close to them, it is recommended that a minimum spacing of 3 x a be maintained for low-speed non-periodic signals and a minimum spacing of 7 x a be maintained for high-speed periodic signals.



Figure 24 Spacing for Low-speed and High-speed signals around USB_DP/USB_DN

- 10. It is recommended that the total trace length of the signals between the RS9116 module and the USB connector be less than 450mm.
- 11. If the USB high-speed signals are routed on the Top layer, best results will be achieved if Layer2 is a ground plane. Furthermore, there must be only one ground plane under high-speed signals in order to avoid the high-speed signals crossing to another ground plane.



Figure 25 Signals and the Ground Plane

12. Each GND pin must have a separate GND via.



- 13. All decoupling capacitors placement must be as much close as possible to the corresponding power pins, and the trace lengths as short as possible.
- 14. Ensure all power supply traces widths are sufficient enough to carry corresponding currents.
- 15. Add GND copper pour underneath IC/Module in all layers, for better thermal dissipation.

The antenna layout guidelines for single band modules without antenna are below: -

The choice of antenna depends on the application. However, if an on-chip antenna is to be used, we recommend the Fractus FR05-S1-N-0-102.

There should be no metal planes or traces in the region under the PCB antenna. The Ground plane should be removed from under and both sides of the antenna. Follow the rules listed in the figure below while doing the layout for the chip antenna.

This antenna footprint applies for the reference evaluation board described in page 4 of this User Manual. Feeding line dimensions over the clearance zone described in figure 6 applies for a 1 mm thickness FR4 PCB.



Figure 26 Antenna Layout Recommendations

NOTE: The above figure shows the antenna footprint details for 0.8mm thickness FR4 PCB.

The recommended Chip Antennas are λ 4 antennas. They require an external ground plane for proper functioning. The length of the ground plane behind the antenna (from the feed point of antenna to backwards) should be at least 25mm – the longer the ground plane the better the performance.

It is recommended to characterize the antenna portion using a Network Analyzer. Electrical performance of any chip antenna is influenced by the physical characteristics of the surrounding ground plane, feed line, other devices, and materials. This can be used as an advantage by manipulating certain parameters to affect resonant frequency and matching. These parameters are listed below:

- 1. Ground plane configuration
- 2. Distance from antenna
- 3. Topology around antenna
- 4. Feed point transmission line impedance



- 5. Trace width
- 6. Trace length
- 7. Matching Network
- 8. PCB substrate thickness
- 9. PCB substrate dielectric constant.



6 RS9116 B00 module Storage, Handling and Soldering Conditions

6.1 Recommended Reflow Profile





Note:

The profile shown is based on SAC 305 solder (3% silver, 0.5% copper). We recommend the ALPHA OM-338 lead-free solder paste. This profile is provided mainly for guidance. The total dwell time depends on the thermal mass of the assembled board and the sensitivity of the components on it. The recommended belt speed is 50-60 Cm/Min. A finished module can go through two more reflow processes.

6.2 Baking Instructions

The packages are moisture sensitive (MSL3 grade) and devices must be handled appropriately. After the devices are removed from their vacuum-sealed packs, they should be taken through reflow for board assembly within 168 hours at room conditions or stored at under 10% relative humidity. If these conditions are not met, the devices must be baked before reflow. The recommended baking time is nine hours at 125°C.



RS9116 B00 module Package Description 7

7.1 Dimensions

Parameter	Value (LxWxH)	Units
Module Dimensions	7.9 x 4.63 x 0.9	mm
Tolerance	±0.1	mm

Table 43 Module Dimensions

7.2 Package Outline





DIMENSION	MINIMUM	NOMINAL	MAXIMUM
Α	0.80	0.90	1.00
NUM	IBER OF	LANDS 12	26

NOTES:

1. AII DIMENSIONS AND TOLERANCE CONFORM TO ASME Y14.5M-2009. 2. TERMINAL POSITIONS DESIGNATION PER JEP95.

Figure 28 Module Dimensions



7.3 Pin Locations

All coordinates in the table below are in millimeters, and in TOP VIEW.

Pin Numb er	X- Coordin ate	Y- Coordin ate	Pin Numb er		Y- Coordin ate	Pin Numb er	X- Coordin ate	Y- Coordin ate	Pin Numb er	X- Coordin ate	Y- Coordin ate
A1	-3.4	2	C9	-0.2	1.2	F14	1.8	0	J17	3	-1.2
A2	-3.0	2	C11	0.6	1.2	F16	2.6	0	J18	3.4	-1.2
A4	-2.2	2	C13	1.4	1.2	F17	3	0	K1	-3.4	-1.6
A6	-1.4	2	C15	2.2	1.2	G1	-3.4	-0.4	K2	-3.0	-1.6
A8	-0.6	2	C17	3	1.2	G2	-3.0	-0.4	K3	-2.6	-1.6
A10	0.2	2	C18	3.4	1.2	G3	-2.6	-0.4	K4	-2.2	-1.6
A12	1	2	D2	-3.0	0.8	G5	-1.8	-0.4	K5	-1.8	-1.6
A14	1.8	2	D4	-2.2	0.8	G7	-1.0	-0.4	K6	-1.4	-1.6
A16	2.6	2	D6	-1.4	0.8	G9	-0.2	-0.4	K7	-1.0	-1.6
A18	3.4	2	D8	-0.6	0.8	G11	0.6	-0.4	K8	-0.6	-1.6
B1	-3.4	1.6	D10	0.2	0.8	G13	1.4	-0.4	K9	-0.2	-1.6
B2	-3.0	1.6	D12	1	0.8	G15	2.2	-0.4	K10	0.2	-1.6
B3	-2.6	1.6	D14	1.8	0.8	G17	3	-0.4	K11	0.6	-1.6
B4	-2.2	1.6	D16	2.6	0.8	G18	3.4	-0.4	K12	1	-1.6
B5	-1.8	1.6	D17	3	0.8	H2	-3.0	-0.8	K13	1.4	-1.6
B6	-1.4	1.6	E1	-3.4	0.4	H4	-2.2	-0.8	K14	1.8	-1.6
B7	-1.0	1.6	E2	-3.0	0.4	H6	-1.4	-0.8	K15	2.2	-1.6
B8	-0.6	1.6	E3	-2.6	0.4	H8	-0.6	-0.8	K16	2.6	-1.6
B9	-0.2	1.6	E5	-1.8	0.4	H10	0.2	-0.8	K17	3	-1.6
B10	0.2	1.6	E7	-1.0	0.4	H12	1	-0.8	K18	3.4	-1.6
B11	0.6	1.6	E9	-0.2	0.4	H14	1.8	-0.8	L1	-3.4	-2.0
B12	1	1.6	E11	0.6	0.4	H16	2.6	-0.8	L2	-3.0	-2.0
B13	1.4	1.6	E13	1.4	0.4	H17	3	-0.8	L4	-2.2	-2.0
B14	1.8	1.6	E15	2.2	0.4	J1	-3.4	-1.2	L6	-1.4	-2.0
B15	2.2	1.6	E17	3	0.4	J2	-3.0	-1.2	L8	-0.6	-2.0
B16	2.6	1.6	E18	3.4	0.4	J3	-2.6	-1.2	L10	0.2	-2.0
B17	3	1.6	F2	-3.0	0	J5	-1.8	-1.2	L12	1	-2.0
B18	3.4	1.6	F4	-2.2	0	J7	-1.0	-1.2	L14	1.8	-2.0
C1	-3.4	1.2	F6	-1.4	0	1 9	-0.2	-1.2	L16	2.6	-2.0



Pin Numb er	~	Y- Coordin ate		Coordin	Y- Coordin ate		Coordin	Coordin	Pin Numb er	X- Coordin ate	Y- Coordin ate
C3	-2.6	1.2	F8	-0.6	0	J11	0.6	-1.2	L18	3.4	-2.0
C5	-1.8	1.2	F10	0.2	0	J13	1.4	-1.2			
C7	-1.0	1.2	F12	1	0	J15	2.2	-1.2			

Table 44 Pin Locations

7.3.1 PCB Landing Pattern







8 **RS9116 B00 module Certification and Ordering Information**

8.1 Certification Information

This section will outline the regulatory certification information for the RS9116 modules for the countries listed below. This information will be updated when available.

- 1. United States
- 2. Canada
- 3. Europe
- 4. Japan
- 5. Other Regulatory Jurisdictions

8.2 Module Package

Package Code	Package Type, Pins	Dimensions (mm)	Frequency Band	Integrated Antenna			
B00	LGA, 126	7.8 x 4.63 x 0.9	Single Band (2.4 GHz)	No			
Table 45 B00 Module Package							

8.3 Ordering Information

Part Number Wireless and Memory						
Hosted Connectivity (n-Link)						
RS9116N-SB00-B00-B00 SBW + BT 5 with internal flash; Rev 1.4 Silicon						
Embedded Connectivity (WiSeConnect)						
RS9116W-SB00-B00-B24	SBW + BT 5 with internal flash; Rev 1.4 Silicon; Firmware version: 1.2.24					
RS9116W-SB00-B00-B2A* SBW + BT 5 with internal flash; Rev 1.4 Silicon; Firmware vers 2.0						
	Table 46 Part Ordering Options					

Note: SBW: Single Band Wi-Fi (2.4 GHz); DBW: Dual Band Wi-Fi (2.4/5 GHz)

* Contact Silicon Labs for availability.



8.3.1 Device Nomenclature



Figure 30 Device Nomenclature



9 RS9116 B00 module Documentation and Support

Silicon Labs offers a set of documents which provide further information required for evaluating, and developing products and applications using RS9116. These documents are available in <u>RS9116 Document Library</u> on the Silicon Labs website. The documents include information related to Software releases, Evaluation Kits, User Guides, Programming Reference Manuals, Application Notes, and others.

For further assistance, you can contact Silicon Labs Technical Support here.



10 RS9116 B00 module Revision History

Revision No.	Version No.	Date	Changes
1	1.0	April, 2019	Initial version
2	1.0.1	May, 2019	 Updated host based schematics. Combined SDIO, SPI & UART host interfaces into one schematic.Combined USB and USB-CDC host interfaces into one schematic
			Updated 32 Khz external oscillator specifications
			 Updated antenna layout recommendations for single band antenna
			 Updated the Schematics for UART_RTS and UART_CTS Pin correction.
3	1.0.2	May, 2019	Renamed VOUTLDO1P8 as VINLDO1P8 in Pinout Description
			Removed 32KHz XTAL Pins and used UULP GPIO for feeding in the External Clock. Updated the below sections for the same
			Pinout Description.
			Specifications
			Reference Schematics
4	1.0.3	July, 2019	Corrected the description of 32KHz external clock in Specifications section
			Added external control for POC_IN in Specifications
			 Renamed LP_WAKEUP to LP_WAKEUP_IN and changed its description in Pinout table.
			 Added host detection details and updated network processor memory details in Detailed description.
			Updated PCB landing pattern in Package Description
			 Removed PLL_AVDD from Absolute Maximum Ratings and Recommended Operating conditions section
			 Corrected the initial state of SDIO_D3 to pullup and SDIO_D2 to HighZ.
5	1.0.4	November, 2019	Bluetooth ACI specs corrected (earlier version shows under Typ - should have been under "Min")
6	1.0.5	July, 2020	 Added note about voltage applied on external Buck Regulator for Typical Current Consumption at 1.85V.
			Updated Applications section.
			Updated 40 MHz Clock specifications.
			 Updated LED0 software configuration note for ULP_GPIO_8 under Pin Description.
			 Mentioned need for weak pull up resistor under Pin Description to use Wake-on-Wireless feature on ULP_GPIO_6.
			• Updated "Digital Input Output Signals" to separate readings at 3.3V and 1.8V.



Revision No.	Version No.	Date	Changes
			Updated Wireless Co-Existence modes in Features list.
			• The number of center roles supported by BLE changed from 8 to 6.
			• Added a note under Pin Description regarding functionalities that are available on multiple Pins, and their proper usage. Eg. SLEEP_IND_FROM_DEV
			Updated Generic PCB Layout Guidelines.
			 Updated Power Sequence Diagrams under DC Characteristics for POC_IN and POC_OUT.
			• Features list updated.
			Reflow profile diagram updated.
			Updated Typical values for BLE ACI characteristics.
			Updated GPIO pin descriptions.
			Updated Bluetooth EDR 2 Mbps LP Chain Receiver specification.
			• Removed Legacy Bluetooth Tx on LP Chain.
			 Updated WLAN 2.4 GHz 3.3V/1.85V Transmitter specifications.
7	1.0.6	August, 2020	Updated Features List, removed redundant information.
			 Updated Applications, and Software Architecture Diagrams.
			 Updated pin descriptions - ULP_GPIO_0 and ULP_GPIO_6.
			Updated Software section with latest information.
			Rebranded to Silicon Labs.
8	1.0.7	September, 2020	Updated Device Information with new nomenclature to include Silicon revision, and firmware version.
			 Updated nomenclature in Pinout diagram, and Pin descriptions.
			Updated schematics to include the new nomenclature
			 SoC Ordering information updated with new OPNs; Device Nomenclature diagram updated.

Table 47 Revision History



Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. A "Life Support System" is any product or system intended for military applications, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadio®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

