

# **High Voltage Power Transistors**

**DPAK for Surface Mount Applications** 

# MJD47, NJVMJD47T4G, MJD50, NJVMJD50T4G

Designed for line operated audio output amplifier, switchmode supply drivers and other switching applications.

#### **Features**


- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Electrically Similar to Popular TIP47, and TIP50
- Epoxy Meets UL 94 V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector-Emitter Voltage MJD47, NJVMJD47T4G MJD50, NJVMJD50T4G	V <sub>CEO</sub>	250 400	Vdc
Collector-Base Voltage MJD47, NJVMJD47T4G MJD50, NJVMJD50T4G	V <sub>CB</sub>	350 500	Vdc
Emitter-Base Voltage	$V_{EB}$	5	Vdc
Collector Current – Continuous	I <sub>C</sub>	1	Adc
Collector Current - Peak	I <sub>CM</sub>	2	Adc
Base Current	I <sub>B</sub>	0.6	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	15 0.12	W W/°C
Total Power Dissipation (Note 1) @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.56 0.0125	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C
ESD – Human Body Model	HBM	3B	V
ESD - Machine Model	MM	С	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


# NPN SILICON POWER TRANSISTORS 1 AMPERE 250, 400 VOLTS, 15 WATTS





DPAK CASE 369C STYLE 1

#### **MARKING DIAGRAM**



A = Assembly Location

Y = Year

G

WW = Work Week

= Device Code xx = 47 or 50

= Pb-Free Package

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

These ratings are applicable when surface mounted on the minimum pad sizes recommended.

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance Junction-to-Case	$R_{ heta JC}$	8.33	°C/W
Thermal Resistance Junction-to-Ambient (Note 2)	$R_{ heta JA}$	80	°C/W
Lead Temperature for Soldering Purpose	TL	260	°C

<sup>2.</sup> These ratings are applicable when surface mounted on the minimum pad sizes recommended.

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

<u> </u>	<del>                                     </del>			
Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (Note 3) (I <sub>C</sub> = 30 mAdc, I <sub>B</sub> = 0) MJD47, NJVMJD47T4G MJD50, NJVMJD50T4G	V <sub>CEO(sus)</sub>	250 400	_ _ _	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 150 Vdc, I <sub>B</sub> = 0) MJD47, NJVMJD47T4G	I <sub>CEO</sub>	_	0.2	mAdc
(V <sub>CE</sub> = 300 Vdc, I <sub>B</sub> = 0) MJD50, NJVMJD50T4G		-	0.2	
Collector Cutoff Current (V <sub>CF</sub> = 350 Vdc, V <sub>BF</sub> = 0)	I <sub>CES</sub>			mAdc
MJD47, NJVMJD47T4G (V <sub>CE</sub> = 500 Vdc, V <sub>BE</sub> = 0) MJD50, NJVMJD50T4G		_	0.1 0.1	
Emitter Cutoff Current (V <sub>BE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	_	1	mAdc
ON CHARACTERISTICS (Note 3)				
DC Current Gain ( $I_C = 0.3$ Adc, $V_{CE} = 10$ Vdc) ( $I_C = 1$ Adc, $V_{CE} = 10$ Vdc)	h <sub>FE</sub>	30 10	150 -	-
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 1 Adc, I <sub>B</sub> = 0.2 Adc)	V <sub>CE(sat)</sub>	-	1	Vdc
Base–Emitter On Voltage (I <sub>C</sub> = 1 Adc, V <sub>CE</sub> = 10 Vdc)	V <sub>BE(on)</sub>	-	1.5	Vdc
DYNAMIC CHARACTERISTICS	•			
Current Gain – Bandwidth Product ( $I_C = 0.2 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 2 \text{ MHz}$ )	f <sub>T</sub>	10	-	MHz
Small–Signal Current Gain (I <sub>C</sub> = 0.2 Adc, V <sub>CE</sub> = 10 Vdc, f = 1 kHz)	h <sub>fe</sub>	25	-	-

<sup>3.</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

### **TYPICAL CHARACTERISTICS**




Figure 1. Power Derating




Figure 2. Switching Time Equivalent Circuit




Figure 3. DC Current Gain




Figure 4. "On" Voltages




Figure 5. Thermal Response




Figure 6. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 5. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 7. Turn-On Time




Figure 8. Turn-Off Time

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MJD47G	369C (Pb-Free)	75 Units / Rail
MJD47T4G	369C (Pb-Free)	2,500 / Tape & Reel
NJVMJD47T4G*	369C (Pb-Free)	2,500 / Tape & Reel
MJD50G	369C (Pb-Free)	75 Units / Rail
MJD50T4G	369C (Pb-Free)	2,500 / Tape & Reel
NJVMJD50T4G*	369C (Pb-Free)	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>
\*NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP


Capable.







### DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


**DATE 12 AUG 2025** 








MILLIMETERS				
DIM	MIN	NOM	MAX	
А	2.18	2.28	2.38	
A1	0.00		0.13	
b	0.63	0.76	0.89	
b2	0.72	0.93	1.14	
b3	4.57	5.02	5.46	
С	0.46	0.54	0.61	
c2	0.46	0.54	0.61	
D	5.97	6.10	6.22	
E	6.35	6.54	6.73	
е	2.29 BSC			
Н	9.40	9.91	10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
L2	0.51 BSC			
L3	0.89		1.27	
L4			1.01	
Z	3.93			












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

#### NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
  BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT\*

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C **ISSUE J** 

**DATE 12 AUG 2025** 

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code Α = Assembly Location = Wafer Lot L Υ = Year = Work Week ww = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:	ST	YLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATI	E PIN 1. AN	ODE P	IN 1. CATHODE	PIN 1. GATE
2. COLLE	CTOR 2. DRA	IN 2. CA	THODE	<ol><li>ANODE</li></ol>	2. ANODE
<ol><li>EMITTI</li></ol>	ER 3. SOU	RCE 3. AN	ODE	<ol><li>GATE</li></ol>	<ol><li>CATHODE</li></ol>
4. COLLE	CTOR 4. DRA	IN 4. CA	THODE	4. ANODE	4. ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 8: PIN 1. N/C 2. CATHODE 3. ANODE 4. CATHODE	3. RE	JODE NTHODE ESISTOR ADJUST NTHODE	STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.2	DPAK3 6.10x6.54x2.28, 2.29P		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales