

TOSHIBA CDMOS Integrated Circuit Silicone Monolithic


TC62D722CFNG

16-Output constant current LED driver with the output gain control function and the PWM grayscale function

Feature

The TC62D722CFNG is LED drivers which have the sink-type constant current output. The 8-bit output gain control function and 16, 14, 12, and 10-bit PWM grayscale functions are built in this IC. Output current values of 16 channels can be set by one external resistance. In addition, the thermal shutdown function, the output open detection function, and the output short detection function are built in.

This product is suitable for LED modules and lighting displays.



Weight : 0.10 g (typ.)

Characteristics

• Supply voltage : V_{DD} = 3.0 to 5.5 V

16 outputs built-in

Output current setup range : IouT = 1.5 to 90 mA

Constant current output accuracy

(@ REXT = 1.2 k Ω , Vout = 1.0 V, VDD = 3.3 V, 5.0 V)

: N rank (Standard); Between outputs ± 2.5 % (max), Between devices: ± 2.5 % (max)

: S rank (Special production); Between outputs ± 1.5 % (max), Between devices: ± 1.5 % (max)

Output voltage : Vout = 17 V (max)

I/O interface : CMOS interfaces (Input of a schmitt trigger)

Data transfer frequency
 PWM frequency
 fsck = 30 MHz (max)
 fpwm = 33 MHz (max)

Operation temperature range
 8-bit (256 steps) output gain control function built-in.

• PWM gray scale function built-in. (PWM resolution is selectable)

16 bits (65536 steps), 14 bits (16384 steps), 12 bits (4096 steps), and 10 bits (1024 steps)

- Thermal shutdown function (TSD) built-in.
- Output error detection function built-in.


This function has the automatic operation and the command input manual operation.

Output open detection function (OOD) and output short detection function (OSD) built-in.

- Power-on-reset function built-in. (When the power supply is turned on, internal data is reset)
- Stand-by function built-in. (IDD=1 µA (max) at standby mode)
- Output delay function built-in. (Output switching noise is reduced)
- Package : P-HTSSOP24-0508-0.65-001




Block Diagram





Pin Assignment (top view)




Pin Description

Pin Name	I/O	Function
GND	_	The ground pin
SIN	I	The serial data input pin:
SCK	I	The serial data transfer clock input pin.
TRANS	I	The data transfer command input pin.
OUT0	0	The sink type constant current output pin.
OUT1	0	The sink type constant current output pin.
OUT2	0	The sink type constant current output pin.
OUT3	0	The sink type constant current output pin.
OUT4	(O)	The sink type constant current output pin.
OUT5	· O/	The sink type constant current output pin.
OUT6	0	The sink type constant current output pin.
OUT7	0	The sink type constant current output pin.
OUT8	19	The sink type constant current output pin.
OUT9	0	The sink type constant current output pin.
Ουτ10	0	The sink type constant current output pin.
OUT11	9>	The sink type constant current output pin.
OUT12	0	The sink type constant current output pin.
OUT13	0 <	The sink type constant current output pin.
OUT14	0	The sink type constant current output pin.
OUT15	0	The sink type constant current output pin.
PWMCLK	I	The reference clock input pin for PWM grayscale control. One cycle of the input clock becomes a minimum pulse width of the PWM output.
SOUT	0	The serial data output pin.
REXT	_	The constant current value setting resistor connection pin.
VDD	_	The power supply input pin.
	GND SIN SCK TRANS OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT6 OUT7 OUT8 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 PWMCLK SOUT REXT	GND




Equivalent circuit of input and output


(1). SCK, SIN




(3). SOUT




(4). OUT0 OUT15 to



(2). PWMCLK, TRANS





○ OUT0 to OUT15



1. Explanation of the function (Basic data input pattern)

Data input is done with the SIN pin and the SCK pin. Command selection is done with the SCK pin and the TRANS pin.

About the operation of each command

Command	Number of SCK pulses at TRANS="H" (Note3)	Operation								
S0	0, 1	ne PWM data in the 16-bit shift register is transmitted to the PWM data register 1.								
S1	2, 3	The PWM data in the PWM data register 1 is transmitted to the PWM data register 2 or 3. (Note1) The automatic output open/short detection result data is transmitted to the 16-bit shift register. (Note2) PWM output start.								
S2	7, 8	Input of the output ON/OFF data. (When this function is not used, this input is unnecessary.)								
S3	9, 10	The manual output open/short detection functions are executed. (Note2) The manual output open/short detection result data is transmitted to the 16-bit shift register. (Note2)								
S4	11, 12	Reset of the internal PWM counter.								
S5	13, 14	Input of the state setting data (1).								
S6	15, 16	Input of the state setting data (2).								

	S2	7, 8	Input of the output ON/OF	FF data. (When this function is not used, this input is unnecessa
	S3	9, 10		short detection functions are executed. (Note2) short detection result data is transmitted to the 16-bit shift regist
	S4	11, 12	Reset of the internal PWI	M counter.
	S5	13, 14	Input of the state setting	data (1).
	S6	15, 16	Input of the state setting	data (2).
•	Note2: The Note3: Of	ther SCK numbers are disreg	nen the output open/short ogarded.	nization setting. letection function is "Active" setting. PWM data register 1.)
	SCK			
	TRANS			Number of SCK pulses at TRANS="H" is 0 or 1.
	SIN	PWM DA	TA \	
	04	and (The DIA/RA date :	- 4	DOWN down or cited and of 200
•	SCK		s transmitted to the	PWM data register 2 or 3.)
			4	1 2 3
	TRANS	Data input of the 16-bit shift	register is unnecessary.	Number of SCK pulses at TRANS="H" is 2 or 3
	SIN		(()	
•	S2 comm	nand (Input of the out)	out ON/OFF data.)	/
	SCK			1 2 3 4 5 6 7 8
	TRANS			Number of SCK pulses at TRANS="H" is 7 or 8
	SIN	OUTPUT ON/O	OFF DATA	
_	62 comm	and (The output oper	debort detection fur	nctions manual operation is executed.)
_	SCK	iana (The output oper	I/SHOIL DELECTION IN	
	TRANS	Data input of the 16 hit shift of		7/2222222
		Data input of the 16-bit shift r	egister is uninecessary.	Number of SCK pulses at TRANS="H" is 9 or 10
	SIN		_	
•	S4 comm	nand (Reset of the inte	ernal PWM counter.)	
	SCK	\wedge		1 2 3 4 5 6 7 8 9 10 11 2
	TRANS	Data input of the 16-bit shift r	egister is unnecessary.	Number of SCK pulses at TRANS="H" is 11 or 12
	SIN		(2 <u>)</u> _	
•	S5 comm	nand (Input of the stat	e setting data (1).)	
	SCK		\mathbf{M}	1 2 3 4 5 6 7 8 9 10 11 12 13 4
	TRANS			Number of SCK pulses at TRANS="H" is 13 or 14
	SIN	STATE SETTIN	G DATA (1)	
_	SE comm	nand (Input of the stat	o sotting data (2)	
_	SCK			
	TRANS			Number of SCK pulses at TRANS="H" is 15 or 16
	SIN	STATE SETTIN		Number of Core pulses at Transc-11 is 15 of 10
	SIIN	\ SIAIE SEIIIN	JUAIA(Z) X	

5

2018-05-09



2. About the operation of each command

2.1. S0 command

2.1.1. The PWM data is transmitted to the PWM data register 1.

Operation) In the number of SCK pulses at TRANS="H" is 0 or 1, the following operation is executed.


The PWM data in the 16-bit shift register is transmitted to the PWM data register 1.

It is necessary to repeat this command 16 times to input the PWM data of OUTO to OUT15.

The order of the PWM data transfer is the following.

$$\overline{\text{OUT15}} \rightarrow \overline{\text{OUT14}} \rightarrow \overline{\text{OUT13}} \rightarrow \overline{\text{OUT12}} \rightarrow \overline{\text{OUT11}} \rightarrow \overline{\text{OUT10}} \rightarrow \overline{\text{OUT9}} \rightarrow \overline{\text{OUT8}}$$

 $\rightarrow \overline{\text{OUT7}} \rightarrow \overline{\text{OUT6}} \rightarrow \overline{\text{OUT5}} \rightarrow \overline{\text{OUT4}} \rightarrow \overline{\text{OUT3}} \rightarrow \overline{\text{OUT2}} \rightarrow \overline{\text{OUT1}} \rightarrow \overline{\text{OUT0}}$



LSB



2.1.2. Input form of the PWM data

PWM resolution is set by the S5 command. Default setting is "16-bit".

(1). 16-bit PWM setting

MSB LSB PWM setting D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (reference) 0/65535(Default) 1/65535 2/65535 Ø 65533/65535 65534/65535 \1 65535/65535

D15 to D0 is serial-data-inputted at MSB first.

(2). 14-bit PWM setting

MSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D ₁	D0	PWM setting (reference)
		0	0	0	0	0	0	0	0	(0)	0	0	0_	0	6	0/16383(Default)
		0	0	0	0	0	0	0	0(0	0	0	Ø	0	7 1	1/16383
		0	0	0	0	0	0	0	0	0	> 0	0	0	(1)	0	2/16383
Don't	care	:	:	:	:	:	:	:		<i>(</i> ?)	:	:((77.		:	:

16381/16383 16382/16383 16383/16383

D15 to D0 is serial-data-inputted at MSB first.

(3). 12-bit PWM setting

MSB						(LSB			
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6 <	D5	D4	D3	D2	D1	D0	PWM setting (reference)		
				0/	_0	0	//0	0	0) 0	0	0	0	0	0	0/4095(Default)		
				Ø/	0) L	0	0	⟨0∖	0//	(0)	0	0	0	0	1	1/4095		
	Don't care			0	\ 0/	0	0	0	0	0	0	0	0	1	0	2/4095		
				:		···	<u> </u>			:	:	:	•••		:	:		
				//>1	1	1	1	1	<u>\</u> 1	1	1	1	1	0	1	4093/4095		
					Z	Z/1 //1		1	1	1	[×] 1	1	1	1	1	1	0	4094/4095
				1	/ 1	1	_(1(1	1	1	1	1	1	1	1	4095/4095		

D15 to D0 is serial-data-inputted at MSB first.

(4). 10-bit PWM setting

D15	D14	D13 D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	PWM setting (reference)
				0	0	0	0	0	0	0	0	0	0	0/1023(Default)	
					0	0	0	0	0	0	0	0	0	1	1/1023
					0	0	0	0	0	0	0	0	1	0	2/1023
Don't care					:	:	:	:	:	:	:	:	:	:	:

1021/1023 1022/1023 1023/1023

D15 to D0 is serial-data-inputted at MSB first.

LSB

MSB



2.2. S1 command

2.2.1. The PWM data is transmitted to the PWM data register 2 or 3.

Operation) In the number of SCK pulses at TRANS="H" is 2 or3, the following operation is executed.

1. The PWM data in the PWM data register 1 is transmitted to the PWM data register 2 or 3.

2. The automatic output open/short detection result data is transmitted to the 16-bit shift register. (Note1)

When internal PWM count is 1 to 21, the <u>output open/short</u> detection automatic operation is done, the detection current flows to the $\overline{\text{OUT}0}$ to $\overline{\text{OUT}15}$ terminal. The detection current is about 4 μ A. In the following cases, please note that the correct detection result may not be transferred.

In case that PWM pulse length is short

In case of division PWM output system

(Factor: OUTn is turned off before the number of count reaches 21 counts.)

3. The PWM output start.
In the input of this command, the PWM output is turned on once.
When restarting by same PWM data, please input this command again.


Remarks) About the output operation when this command is input while PWM output.

When the PWM counter is the synchronous mode. (After turning on the power supply, the PWM counter is the synchronous mode)
 After the present PWM output has ended, PWM output is started by new PWM data. (Note2)

2. When the PWM counter is the asynchronous mode. (Note2)

The present PWM output is canceled and a PWM output is immediately started by new PWM data.

Basic input pattern of S1 command)



The first SCK (signal X in the above figure) after S1 command is used for transmission of the output open/short detection result data. The input from SIN is not received. Note1

8

Note1: This operation is performed when the output open/short detection function is "Active" setting. The output open/short detection functions are set by S6 command. Default setting is "Not Active".

Note2: PWM output synchronization PWM resolution is set by the S6 command. Default setting is "Synchronous mode".

2018-05-09



2.2.2. Output form of the output open/short detection result data

It is transmitted to 16 bit-shift register in the following form.

MSB LSB

E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
OUT15	OUT14	OUT13	OUT12	OUT11	OUT10	OUT9	OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0

E15 to E0 is serial-data-outputted at MSB first.

Error code (when output open detection function is effective)

The state of output	Error code	Condition of output
V _{OOD} ≥ V _{OUT}	0	Open
V _{OOD} < V _{OUT}	1	Normal

Error code (when output short detection function is effective)

The state of output	Error code	Condition of output
V _{OSD1/2} ≤ V _{OUT}	0	short-circuit
$V_{OSD1/2} > V_{OUT}$	1	Normal

Error code (when output open/short detection function is effective)

-	` ' '		
	The state of output	Error code	Condition of output
I	$V_{OOD} \ge V_{OUT} \text{ or } V_{OSD1/2} \le V_{OUT}$	0	Open or short-circuit
	$V_{OOD} < V_{OUT}$ or $V_{OSD1/2} > V_{OUT}$	1	Normal
	When both output error detection functi	on is effective, Oper	n and short-circuit are undistinguishable.

When internal PWM count is 1 to 21, the output open/short detection automatic operation is done. When the output is off during the output open/short detection execution, the error code becomes "1".

Setting of PWM output mode	Setting of PWM bits number	The PWM step that becomes error code "1" without relations in the state of the output pin.
Normal	16 bit PWM setting 14 bit PWM setting	
PWM output mode	12 bit PWM setting 10 bit PWM setting	0 to 20 PWM stepsetting
$\wedge \wedge$	16 bit PWM setting	
Division	14 bit PWM setting	0 to 2560 PWM stepsetting
PWM output mode	12 bit PWM setting	
\sim	10 bit PWM setting	0 to 960 PWM stepsetting

The above table is unrelated at the time of the output open/short detection manual operation by S3 command.



2.3. S2 command

2.3.1. Input of the output ON/OFF data.


When this function is not used, this input is unnecessary.

Operation) In the number of SCK pulses at TRANS="H" is 7 or 8, the following operation is executed. Input of the output ON/OFF data.

Even if PWM data is not changed to 0 settings, ON/OFF of the output can be controlled.

Remarks) About the output operation when this command is input while PWM output

- When the PWM counter is the synchronous mode. (Note1)
 The setting of this command is reflected in the next PWM output.
- 2. When the PWM counter is the asynchronous mode. (Note1) The setting of this command is reflected immediately.



Note1: PWM output synchronization PWM resolution is set by the S6 command. Default setting is "Synchronous mode".

2.3.2. Input form of the output ON/OFF data

MSB LSB

D1	5 D'	14 D′	l3 D12	D11	D10	D9_	D8	D7	D6	D5	D4	D3	D2	D1	D0
OUT	15 OU	Γ14 OU	713 OUT12	OUT11	OUT10	OUT9	OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0

D15 to D0 is serial-data-inputted at MSB first.

The output ON/OFF data setting

Input Data	Setting
	Output operates according to PWM data setting. (Default)
Q	Output turn off



2.4. S3 command (The manual output open/short detection functions are executed.)

Operation) In the number of SCK pulses at TRANS="H" is 9 or 10, the following operation is executed. (Note1)

The manual output open/short detection functions are executed.

The output is compulsorily turned on during ton(S3) with about 80 µA. And detection is done.


The manual output open/short detection result data is transmitted to the 16-bit shift register.

The output format which shows the transferred result of output open / short detection is same as the S1 command one.

ton(s3) is about 800 ns.

Remarks) For the period of toN(S3), please set SCK and TRANS to "L".

When inputting this command during PWM output, the manual output open/short detection functions are executed after the PWM output. In this case, ton(s3) occurs after a PWM output.



The first SCK (signal X in the above figure) after this command is used for transmission of the output open/short detection result data. The input from SIN is not received. (Note1)

Note1: This operation is performed when the output open/short detection function is "Active" setting. The output open/short detection functions are set by S6 command. Default setting is "Not Active".


2.5. S4 command (Reset of the internal PWM counter.)

Operation) In the number of SCK pulses at TRANS="H" is 11 or 12, the following operation is executed.

The internal PWM counter is reset.

When the internal RWM counter is reset, the output is turned off.

Remarks) S1 command input is required for outputting pulse again after S4 command execution.



11


2018-05-09



2.6. S5 command

2.6.1. Input of the state setting data (1).

Operation) In the number of SCK pulses at TRANS="H" is 13 or 14, the following operation is executed. The state setting data (1) in the 16-bit shift register is transmitted to the state setting register.



2.6.2. Input form of the state setting data (1)

MSB LSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D₅ D4 D3 D2 D1 D0

B0 Α7 A6 A5 A4 **A3** A2 **A1** A0 **B**1 H0 L0 D15 to D0 is serial-data-inputted at MSB first.

Please input "L" data to D7 to D4.

The state setting data (1) setting

Setting bit	Outline of command	Input	(Default)	
Setting bit	Outline of confinance	0	1	(Delauit)
A7	Setting of	High setting mode	Low setting mode	47.5% to
7 (1	output gain control range	47.5% to 202.7%	8.46% to 43.96%	202.7%
A6 to A0	Setting of	Please refer to	13 to 14 page	100%
A0 10 A0	output gain control data	ricase relei lu	13 to 14 page.	100 /6
B1 to B0	Setting of number of PWM	Please refer	to 15 page	16-bit
611060	resolution bits	Flease lelei	to 15 page.	10-011
H0	Initialization (≈POR	Not Active	Active	Not Active
ПО	operation)	NOT ACTIVE	Active	NOT ACTIVE
10	Setting of	Not Active	A ativo	Not Active
L0	standby mode (1) function	Not Active	Active	Not Active



2.6.3. Details of each setting

A setting (setting of output gain control data reference value)

(1). In the case of the high setting mode (A7=0, 47.5% to 202.7%)

(1).	111 (11)	o oao	5 	<u>9</u>	0011	9	oue (A	<u> </u>	10 /0 10	J EUE.	. ,0,				
A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current
1		1	1		1	1	gain(%) 202.7			1	1	\ 1		1	gain(%) 124.5
1	1	1	1	1	1	0	202.7	0	1	1	1	2 1	1	0	124.5
1	1	1	1	1	0	1	200.3	0	1	1	1 (0	1	122.0
1	1	1	1	1	0	0	199.1	0	1	1	1 \	1)	0	0	120.8
1	1	1	1	0	1	1	197.8	0	1	1	1	0	1	1	119.6
1	1	1	1	0	1	0	196.6	0	1	1	(A)	, 0	1	0	118.4
1	1	1	1	0	0	1	195.4	0	1	$^{\sim}$	(1/	() 0	0	1	117.2
1	1	1	1	0	0	0	194.2	0	1	1	\1	// 0	0	0	115.9
1	1	1	0	1	1	1	193.0	0	1	1	0	1	1	1	114.7
1	1	1	0	1	0	1	191.7 190.5	0	1	1	0	1	0	0	113.5 112.3
1	1	1	0	1	0	0	189.3	0	1	_1	0	1	0	0	111.0
1	1	1	0	0	1	1	188.1	0	1 (0	0		1	109.8
1	1	1	0	0	1	0	186.8	0	1.	1	0	0 .		0	108.6
1	1	1	0	0	0	1	185.6	0	1	1	0	0,<	0	V 1	107.4
1	1	1	0	0	0	0	184.4	0		7	0	0/2	0	0	106.2
1	1	0	1	1	1	1	183.2	0	117/	0	1	(1)	\sim	1	104.9
1	1	0	1	1	1	0	181.9	0	\ \\ 1) 0	∠15	(1)		0	103.7
1	1	0	1	1	0	1	180.7	0		/ 0	1 /	1-12	//0))	1	102.5
1	1	0	1	1	0	0	179.5	0	1	0	1	1	(0/	0	101.3
1	1	0	1	0	1	1	178.3	0	4>	0		0	1	1	100.0 (Default)
1	1	0	1	0	1	0	177.1	0	<u></u>	0	(1/	0	1	0	98.8
1	1	0	1	0	0	1	175.8	0	1	0	T)	<i>J</i> ,	0	1	97.6
1	1	0	1	0	0	0	174.6	0	1	0		0	0	0	96.4
1	1	0	0	1	1	1	173.4	0	1	0 ((//0	1	1	1	95.2
1	1	0	0	1	1	0	172.2	0	1	0 \	(0)	1	1	0	93.9
1	1	0	0	1	0	1	170.9 169.7	0	1	0	0	1	0	1	92.7
1	1	0	0	0	0	1	168.5	0	<u>/1</u>	0	0	0	0	0	91.5 90.3
1	1	0	0	0	1	0 /	167.3	0	7	0	0	0	1	0	89.0
1	1	0	0	0	0	1	166.1	0	1	0//	0	0	0	1	87.8
1	1	0	0	0	0	0	164.8	0	1	0/	0	0	0	0	86.6
1	0	1	1	1	1	(1)	163.6	0	√ 0	1	1	1	1	1	85.4
1	0	1	1	1	1	((0 '	162.4	0	//0	1	1	1	1	0	84.2
1	0	1	1	1	0	/1	/ /161.2	0/	/0/	1	1	1	0	1	82.9
1	0	1	1	1	0	0	159.9	0 / 7	70	1	1	1	0	0	81.7
1	0	1	1	0	(1)	(1)	158.7 157.5	0	0	1	1	0	1	0	80.5 79.3
1	0	1	1	0	0	1	156.3	0	0	1	1	0	0	1	79.3
1	0	1	1	//0	0	0	155.1	7/0	0	1	1	0	0	0	76.8
1	0	1	0 <	<1/	_1	7 1	153.8	$\langle \langle 0 \rangle \rangle$	0	1	0	1	1	1	75.6
1	0	1	0	\iv/	1	0	152.6	0	0	1	0	1	1	0	74.4
1	0	1	0	1	0	1 /	151.4	0	0	1	0	1	0	1	73.2
1	0	1	0	1	0	0	150.2	0	0	1	0	1	0	0	71.9
1	0	1	0	0	1	1	148.9	0	0	1	0	0	1	1	70.7
1	0	1	(0/)	0	1	0	147.7	0	0	1	0	0	1	0	69.5
1	0	1	0	0	0		146.5	0	0	1	0	0	0	1	68.3 67.0
1	0	0	0	9	1	0/>	145.3 144.1	0	0	0	1	1	1	1	67.0 65.8
1	0	0 ((1)	1	1	0	144.1	0	0	0	1	1	1	0	64.6
1	0 4	0	(1)) 1	0	1	141.6	0	0	0	1	1	0	1	63.4
1	0	0		1 ,	0 (0	140.4	0	0	0	1	1	0	0	62.1
1	0	0	1	0 (1 ((1))	139.2	0	0	0	1	0	1	1	60.9
1	6	0	1	0	_1\	9	137.9	0	0	0	1	0	1	0	59.7
1	0	0	1	0	0		136.7	0	0	0	1	0	0	1	58.5
1	0	0	1	0	V 0	0	135.5	0	0	0	1	0	0	0	57.3
1	0	0	0	1	1	\ \ 1	134.3	0	0	0	0	1	1	1	56.0
1	0	0	0	1	0	1	133.1 131.8	0	0	0	0	1	0	1	54.8 53.6
1	0	0	0	1	0	0	131.8	0	0	0	0	1	0	0	53.6
1	0	0	0	0	1	1	129.4	0	0	0	0	0	1	1	52. 4 51.1
1	0	0	0	0	1	0	128.2	0	0	0	0	0	1	0	49.9
1	0	0	0	0	0	1	126.9	0	0	0	0	0	0	1	48.7
1	0	0	0	0	0	0	125.7	0	0	0	0	0	0	0	47.5
<u> </u>							4								



(2). In the case of the low setting mode (A7=1, 8.46% to 43.96%)

A O A O	<u>(2).</u>	111 (11)	c case	5 OI ti	ic ion	30111	ng m	oue (A7	1, 0.7	0 /0 10	70.00	,,0,				_
1	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]		A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current
1	1	1	1	1	1	1	1		0	1	1	1	1	1	1	26.07
1																25.79
1	1	1	1	1	1	0	1		0	1	1	1	1	0	1	25.51
1																25.23
1																24.95
1																
1																
1	•															
1																23.55
1	1	1	1		1					1	1	/////	\ \1	0	1	23.27
1	1										1		/ /			23.00
1																22.72
1																22.44
1												- 1				
1																21.60
1																21.32
1												/				21.04
1	1	1	0	1	1		0		0	1	0	1	1(>	0	0	20.76
1														_		20.48
1																20.20
1	•										_			/ / / /		19.92
1					1											
1					1							-/-				
1												1.7				18.80
1			_							_						18.52
1 1 0 0 0 1 35,57, 0 0 1 0 0 0 0 35,29 1 0 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 <t< td=""><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td></td><td></td><td></td><td>0</td><td></td><td>0 (</td><td>0</td><td></td><td>1</td><td>1</td><td>18.24</td></t<>	1	1	0	0	0				0		0 (0		1	1	18.24
1 1 0 0 0 0 36.29 0 0 0 0 0 17.4 1 0 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1<	1	1					0			1				1	0	17.96
1																17.68
1 0 1 1 1 0 34.74 0 0 1 1 1 0 16.8 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1<																17.40
1 0 1 1 0 1 34.46 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 <td></td> <td>Į</td> <td></td> <td></td> <td></td> <td></td> <td></td>											Į					
1 0 1 1 1 0 0 34.18 0 0 1 1 0 0 16.2 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1<									/							
1 0 1 1 33.90 / 33.																16.29
1 0 1 1 0 33.62 0 0 1 1 0 15.7 1 0 1 1 0 0 1 1 0 0 1 15.7 1 0 1 1 0 0 0 1 1 0 0 1 15.7 1 0 1 1 0 0 0 1 1 0 0 1 15.7 1 0 1 0 1 1 0 0 1 1 14.5 14.6 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>16.01</td></td<>																16.01
1 0 1 1 0 0 0 33.06 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 1 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td></td> <td>0</td> <td></td> <td>0</td> <td>∧ 0</td> <td>1</td> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>15.73</td>	1	0	1	1			0		0	∧ 0	1		0	1	0	15.73
1 0 1 0 1 1 32.78 1 0 1 0 1 0 1 0 1 <td></td> <td>15.45</td>																15.45
1 0 1 0 1 0 32.50 1 0 1 0 1 0 1 0 14.6 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 0 0 1<																15.17
1 0 1 0 1 32.22 0 0 1 0 1 0.0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 </td <td></td> <td>14.89</td>																14.89
1 0 1 0 0 31.94 1 0 1 0 0 1 1 31.66 1 0 1 0 0 1 0 31.38 1 0 1 0 0 1 31.38 1 0 1 0 0 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1																
1 0 1 0 0 1 1 31.66 1 0 1 0 0 1 0 31.38 1 0 1 0 0 1 0 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 1 1 1 1 1 0 0 0 0 0 1																14.05
1 0 1 0 31,38 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 <td></td> <td>13.77</td>																13.77
1 0 1 0 0 1 31.10 0 0 1 0 0 0 1 13.2 1 0 0 0 0 1 13.2 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td>13.49</td></td<>											1					13.49
1 0 0 1 1 1 30.54 0 0 0 1 1 1 12.6 1 0 0 1 1 1 0 0 1<			11				1	31.10	_		1	0				13.21
1 0 0 1 1 1 0 30.26 1 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td>-</td> <td></td> <td>_</td> <td></td> <td></td> <td>12.93</td>	-												_			12.93
1 0 0 1 1 0 1 29.98 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 1 1 1 0 0 0 1 <td></td> <td>12.65</td>																12.65
1 0 0 1 0 0 29.70 1 0 0 1 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 <td></td> <td>12.37</td>																12.37
1 0 0 1 0 1 1 29.42 1 0 0 1 0 29.15 0 0 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0																
1 0 0 1 0 1 0 29.15 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0																11.53
1 0 0 1 0 0 1 28.87 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0																11.26
1 0 0 0 1 1 1 28.31 1 0 0 0 1 1 0 0 0 1																10.98
1 0 0 0 1 1 0 28.03 1 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 0 0 1 9.8 1 0 0 0 0 0 0 0 0 0 0 0 9.5					/			28.59								10.70
1 0 0 0 1 0 1 27.75 0 0 0 0 1 0 1 0 1 0 0 0 0 0 1 0 0 0 9.8 1 0 0 0 0 0 0 0 0 0 0 9.5																10.42
1 0 0 0 1 0 0 27.47 0 0 0 1 0 0 9.5																10.14
							_									9.86
						/ ^ \										
							_									9.30
					_		-									8.74
																8.46
														•		



B setting (Setting of PWM resolution)

B[1]	B[0]	Setting
0	0	16-bit (65536 steps) setting. (Default)
0	1	14-bit (16384 steps) setting.
1	0	12-bit (4096 steps) setting.
1	1	10-bit (1024 steps) setting.

H setting (Setting of Initialization function)

H[0]	Setting (7/A
0	The initialization function becomes not active (Default) It's normal operation mode.
1	The initialization function becomes active. All data in IC is initialized. After data initialization, it becomes normal operation mode.

L setting (Setting of standby mode (1) function)

L[0]	Setting
0	The standby mode (1) function becomes not active. (Default)
	It's normal operation mode.
	The standby mode (1) function becomes active.
	The circuits other than the logic circuit are turned off. And power supply current is reduced.
1	(All the data of the IC are stored. Data input is possible.)
	When S0 command is inputted at the standby mode (1), IC returns to normal operation mode.
	Return time to the normal operation mode is about 30 µs.




2.7. S6 command

2.7.1. Input of the state setting data (2).

Operation) In the number of SCK pulses at TRANS="H" is 15 or 16, the following operation is executed. The state setting data (2) in the 16-bit shift register is transmitted to the state setting register.

Basic input pattern of S6 command)



2.7.2. Input form of the state setting data (2)

MSB LSB D15 D14 D13 D12 D10 D9 D8 ĐŽ D5 D2 D11 D6 D4 D3 D1 D0 F0 NO. C0 D0 E0 G0 10 JO. K0 M0

The state setting data (2) setting

Setting		Inpu	t data	5.6.11	
bit	Outline of command	0	1	Default	
C0	Setting of thermal shutdown function (TSD)	Active	Not Active	Active	
D0	Setting of PWMCLK open detection function (POD)	Active	Not Active	Active	
E0	Setting of output open detection function (OOD)	Not Active	Active	Not Active	
F0	Setting of output short detection function (OSD)	Not Active	Active	Not Active	
G0	Setting of PWM output synchronization	Synchronous	Asynchronous	Synchronous	
10	Setting of)	Normal	Division	Normal	
10	PWM output system	output	output	output	
JO	Setting of standby mode (2) function This function becomes active only at the time of the 16-bit PWM setting.	Not Active	Active	Not Active	
K0	Setting of output short detection voltage	Vosd1	Vosd2	Vosd1	
M0	Setting of output delay function	Active	Not Active	Active	
N0	Setting of	Up edge	Down edge	Up edge	
140	SCK trigger of SOUT	trigger mode	trigger mode	trigger mode	

^{*} D15 to D0 is serial-data-inputted at MSB first.

^{*} Please input "L" data to D5 to D0.



2.7.3. Details of each setting

C setting (Setting of thermal shutdown function (TSD))

C[0]	Setting
0	Thermal shutdown function becomes active. (Default)
1	Thermal shutdown function becomes not active.

D setting (Setting of PWMCLK open detection function (POD))

D[0]	Setting
0	PWMCLK open detection function becomes active. (Default) When it was the state that a PWMCLK signal isn't input by breaking of wiring, it's the function which prevents PWM output keeping stopping by on state. When PWMCLK is not inputted for about 1 second after it is inputted even once, all output is turned off compulsorily. Output compulsion off is released by the initialization function of S5 command. In addition, the output compulsion off is removed by inputting PWMCLK again.
1	PWMCLK open detection function becomes not active.

E setting (Setting of output open detection function (OOD))

E[0]	Setting
0	Output open detection function becomes not active. (Default)
1	Output open detection function becomes active.

F setting (Setting of output short detection function (OSD))

F[0]	Setting
0	Output short detection function becomes not active. (Default)
1	Output short detection function becomes active.

G setting (Setting of PWM output synchronization)

G[0]	Setting
0	PWM output synchronous mode. (Default)
1	PWM output asynchronous mode.

I setting (Setting of PWM output system)

I[0]	Setting
0	Normal PWM output mode. (Default)
1	Division PWM output mode.

17



J setting (Setting of standby mode (2))

J[0]	Setting
0	The standby mode (2) function becomes not active. (Default) It's normal operation mode.
1	The standby mode (2) function becomes active. A state changes according to the data in a PWM data register. Condition 1: All data in the PWM data register1 and the PWM data register3 are "L". It becomes standby mode (2). The circuits other than the logic circuit are turned off. And power supply current is reduced. (All the data of the IC are stored. Data input is possible.) Condition 2: Excluding condition 1. It becomes Pre standby mode. It is the same operation as normal operation mode. Return time from standby mode (2) to Pre standby mode is about 30 µs. This function becomes active only at the time of the 16-bit PWM setting.

K setting (Setting of output short detection voltage)

K[0]		Setting	
0	V _{OSD1} setting. (Default)		
1	Vosd2 setting.		

M setting (Setting of output delay function)

M[0]	Setting
0	Output delay function becomes active. (Default)
1	Output delay function becomes not active.

N setting (Setting of SCK trigger of SOUT)

N[0]	Setting
0	It becomes up edge trigger mode. (Default) Data output trigger from SOUT, becomes up edge of SCK
1	It becomes down edge trigger mode. Data output trigger from SOUT, becomes down edge of SCK



3. Input of PWM setting data


3.1. Normal input mode (S0 command: 16 times)

It commands the PWM data input only.

The PWM data for $\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ are transferred to the PWM data resister by repeating the PWM data input to the 16-bit shift register and S0 command input 16 times.

Unless S1 command is input, the PWM data for $\overline{OUT0}$ to $\overline{OUT15}$ is not reflected on output.

Normal input mode) S0 command 16 times




3.2. Speed input mode (S0 command 15 times + S1 command once)

It commands PWM data input and reflecting the PWM data on output at the same time.

The PWM data for OUT0 to OUT15 are reflected in the output by inputting S1 command after repeating the PWM data input to the 16-bit shift register and S0 command input 15 times.

Normal input mode should be used to input PWM data only.


Speed input mode) S0 command 15 times + S1 command once





4. About operation of a PWM output

The PWM output is outputted once to one S1 command.




When S1 command is inputted during a PWM output in PWM output asynchronous mode, the present PWM output is canceled and a PWM output is immediately started by new PWM data.

			PWM output period
OUTn		PWM output with the PWM data A.	PWM output with the PWM data B.
COMMAND	S0 S0 S1	S0 S0 S1	
	PWM data A is inputted	PWM data B is inputted	

When S1 command is inputted during a PWM output in PWM output synchronous mode, after the present PWM output has ended, a PWM output is started by new PWM data.

		. (PWM	output period	
OUTn		PWM output	with the PWM data A.	PWM output with the PWM data B.
COMMAND	S0 S0 S1	\$0 \$0 \$1		
	PWM data A is inputted	PWM data B is inputted	$\langle \langle \langle \rangle \rangle$	

If S1 command is inputted two or more times during a PWM output in PWM output synchronous mode, after the present PWM output has ended, a PWM output will be started by the PWM data inputted at the end.






5. PWM Output

5.1. Normal PWM output mode.

Output waveform of 16-bit PWM. (OUTn indicates a current waveform.)






5.2. Division PWM output mode.

PWM output period is divided into 128 pieces.

Because turn on time of output is not biased, it is effective in the flicker prevention on the display.





6. Thermal shutdown circuit (TSD)

When the temperature of internal IC exceeds 150°C, all constant current outputs are turned off by this function. The constant current is outputted again when the temperature decreases to the rating.

The thermal shutdown function of this IC aims at stopping the influence (emitting smoke, ignition) on the circumference (LED and PCB) to the minimum, when it is used on the conditions beyond not a function but the maximum rating for preventing destruction of IC and IC results in destruction.

Calculation of heat

Take care not to let the temperature of the internal IC exceed 150°C by referring to the formula below.

Consumption power (IC output) [W] = (LED supply voltage [V] - Minimum of V_f of LED [V].)

* Output current [A] * number of output * (ON Duty [%] / 100)

Consumption power (IC supply) [W] = IC supply voltage [V] ×IC supply current [A]


Total of consumption power [W] = Consumption power (IC output) [W] + Consumption power (IC supply) [W]

Heat value of internal IC [°C] = Thermal Resistance [°C / W] × total of consumption power [W]

Temperature of internal IC [°C] = Heat value of internal IC [°C] + Ambient temperature [°C]

In case used LED supply voltage is high, and heat value of internal IC is large.

Heat value of internal IC can be reduced by decreasing the voltage with the external resistance shown below.



Setting method of resistance for heat protection

Voltage that should decrease by external resistance [V]

= LED supply voltage [V] - maximum of Vf of LED [V] - Output voltage [V]

Resistance for heat protection $[\Omega]$ = Voltage that should decrease by external resistance [V] / Output current [A]

7. Output delay function

This function is intended to have the effect of reducing switching noise by reducing the di/dt when all outputs are ON or OFF at the same time. There is a switching time lag between outputs. (tdly (ON), tdly (OFF)). A switching time lag between outputs is put in order of the following.

$$\overline{\text{OUT0}} \to \overline{\text{OUT15}} \to \overline{\text{OUT7}} \to \overline{\text{OUT18}} \to \overline{\text{OUT14}} \to \overline{\text{OUT6}} \to \overline{\text{OUT9}} \to \overline{\text{OUT2}} \to \overline{\text{OUT13}} \to \overline{\text{OUT15}} \to \overline{\text{OUT10}} \to \overline{\text{OUT12}} \to \overline{\text{OUT14}} \to \overline{\text{OUT11}}$$


23

2018-05-09




8. Power on reset (POR)

It avoids the malfunction by resetting all internal data of IC and setting default in startup. POR circuit operates only when V_{DD} rises from 0 V. To restart POR, V_{DD} should be 0.1 V or less. As for the voltage of storing the internal data, it is guaranteed after V_{DD} reaches 3.0 V or more once.





9. Application circuit (Dynamic lighting)





Absolute Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating (Note1)	Unit
Supply voltage	V_{DD}	- 0.3 to 6.0	V
Output current	lout	95	mA
Logic input voltage	V _{IN}	- 0.3 to V _{DD} + 0.3 (Note2)	V
Output voltage	V _{OUT}	- 0.3 to 17	V
Operating temperature	T _{opr}	- 40 to 85	°C
Storage temperature	T _{stg}	- 55 to 150	°C
Thermal resistance	R _{th(j-a)}	45.47 (Note3)	°C/W
Power dissipation	P _D	2.74 (Note3)	W

Note1: Voltage is ground referenced.

Note2: 6 V must not be exceeded.

Note3: When ambient temperature is Ta = 25°C or more. Every time ambient temperature exceeded 1°C, please decrease 1/Rth(j-a).

Operating Condition

DC Characteristics (Unless otherwise noted, V_{DD} = 3.0 V to 5.5 V, T_a = -40 to 85 °C)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Supply voltage	V_{DD}	- N	3.0	_	5.5	V
High level logic input voltage	VIH	Test terminal is SIN, SCK, TRANS, PWMCLK	0.7 × V _{DD}	_	V_{DD}	٧
Low level logic input voltage	VIL	Test terminal is SIN, SCK, TRANS, PWMCLK	GND	_	0.3 × V _{DD}	٧
High level SOUT output current	I _{OH}		_		- 1	mA
Low level SOUT output current	lot		_		1	mA
Constant current output	lout	Test terminal is OUTn	1.5	_	90	mA

26



AC Characteristics 1 (Unless otherwise noted, $V_{DD} = 5.0 \text{ V}$, $T_a = 25 ^{\circ}\text{C}$)

Characteristics	Symbol	Test Conditions		Min	Тур.	Max	Unit
Carial data transfer fraguency	foor	Up edge trigger mode	Cascade connect	_	_	30	MHz
Serial data transfer frequency	fsck	Down edge trigger mode	Cascade connect	_	_	25	IVITIZ
SCK pulse width	twsck	SCK="H" and "L"		15	20	_	ns
PWMCLK pulse width	t_{WPWM}	PWM="H" and "L", R _{EXT} :	=200 Ω to 12 kΩ	(15)	> 20	_	ns
TRANS pulse width	twTRANS	TRANS="H"	6	20	_	_	ns
	tsetup1	SIN-SCK		())1	_	_	
	t _{SETUP2}	TRANS-SCK		5	_	_	
Serial data setup time	t _{SETUP3}	TRANS-SCK		5	_	_	ns
	tsetup4	TRANS-SCK		2	\bigcirc	_	
	t _{SETUP5}	TRANS-PWMCLK	4/ >	5 <		_	
	t _{HOLD1}	SIN-SCK	\bigcirc	3		_	
	t _{HOLD2}	TRANS-SCK		7	$\overline{}$	_	
Serial data hold time	t _{HOLD3}	TRANS-SCK		7		_	ns
	t _{HOLD4}	TRANS-SCK	S (C	2	_	_	
	t _{HOLD5}	TRANS-PWMCLK		<u></u>	_	_	

AC Characteristics 2 (Unless otherwise noted, V_{DD} = 3.3 V, T_a = 25 °C)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Carial data transfer fraguency	faar	Up edge trigger mode Cascade connect	_	_	30	NALI-
Serial data transfer frequency	fsck	Down edge trigger mode	_	_	25	MHz
SCK pulse width	twsck	SCK="H" and "L"	15	20	_	ns
PWMCLK pulse width	t _{wPWM}	PWM="H" and "L" , R_{EXT} =200 Ω to 12 $k\Omega$	15	20	_	ns
TRANS pulse width	twtrans	TRANS="H"	20	_	_	ns
	tsetup1	SIN-SCK	1	_	_	
	t _{SETUP2}	TRANS-SCK	5	_	_	
Serial data setup time	tsetup3	TRANS-SCK	5	_	_	ns
	tSETUP4	TRANS-SCK	2	_	_	
	tsetup5	TRANS-PWMCLK	5	_	_	
	tHOLD1	SIN-SCK	3	_	_	
	tHOLD2	TRANS-SCK	7	_	_	
Serial data hold time	tHOLD3	TRANS-SCK	7	_	_	ns
	t _{HOLD4}	TRANS-SCK	2	_	_	
	t _{HOLD5}	TRANS-PWMCLK	5	_	_	



Electrical Characteristics

Electrical Characteristics 1 (Unless otherwise noted, V_{DD} = 5.0 V, T_a = 25 °C)

Characteristics	Symbol	Test Circuit	Test Cor	·	Min	Тур.	Max	Unit
High level SOUT output voltage	Voh	1	T _a =-40 to +85°C	I _{OH} =-1 mA	V _{DD} - 0.3	_	V_{DD}	٧
L o w l e v e l SOUT output voltage	V _{OL}	1	1 _a =-40 t0 +65 C	I _{OL} =+1 mA	GND	_	0.3	>
High level logic input current	ΙH	2	V _{IN} = V _{DD} Test terminal is SIN,	sck	<u></u>		1	μΑ
Low level logic input current	lιL	3	V _{IN} = GND Test terminal is PWMCLK, SIN, SC	K, TRANS	<i>–</i>	_	-1	μA
	I _{DD1}	4	Stand-by mode (1) o	A11 ' \	((1.0	μΑ
Power supply current	I _{DD2}	4	V _{OUT} =1.0 V, R _{EXT} =1	1.2 kΩ		//(7.0	mA
Constant current error(IC to IC) (S rank)	Δl _{OUT(IC)}	5	V_{OUT} =1.0 V, R_{EXT} =1 OUT0 to OUT15 ,			±1.0	±1.5	%
Constant current error(Ch to Ch) (S rank)	Δl _{OUT(Ch)}	5	V _{OUT} =1.0 V, R _{EXT} =1 OUT0 to OUT15,		<u> </u>	±1.0	±1.5	%
Constant current error(IC to IC) (N rank)	Δlout(IC)	5 <	V_{OUT} =1.0 V, R_{EXT} =1 OUT0 to OUT15,		_	±1.0	±2.5	%
Constant current error(Ch to Ch) (N rank)	Δl _{OUT(Ch)}	5	V _{OUT} =1.0 V, R _{EXT} =1 OUT0 to OUT15,		_	±1.0	±2.5	%
Output OFF leak current	lok	5	V _{OUT} =17 V, R _{EXT} =1	.2 kΩ, OUTn off	_	_	0.5	μΑ
Constant current output power supply voltage dependence	%V _{DD}	5	V_{DD} =4.5 to 5.5 V, V_{C} R_{EXT} =1.2 k Ω $OUT0$ to $OUT15$,	\supset	_	±1	±5	%/V
Constant current output output voltage dependence	%Vоит	5 <	V _{OUT} =1.0 to 3.0 V, F OUT0 to OUT15,		_	±0.1	±0.5	%/V
Pull-down resistor	R _{DOWN}	2	Test terminal is TRA	NS, PWMCLK	250	500	750	kΩ
OOD voltage	V _{OOD}	6	R_{EXT} =200 Ω to 12 k	Ω	0.2	0.3	0.4	V
	V _{OSD1}	6	R _{EXT} =200 Ω to 12 k	Ω	V _{DD} - 1.3	V _{DD} - 1.4	V _{DD} - 1.5	
OSD voltage	V _{OSD2}	6	R _{EXT} =200 Ω to 12 k	Ω	0.5 × V _{DD}	0.525 × V _{DD}	0.55 × V _{DD}	V
TSD start temperature	T _{TSD(ON)}	7	Junction temperatur	e	150	_	_	°C
TSD release temperature	T _{TSD(OFF)}		Junction temperatur	e	100	_		°C



Electrical Characteristics 2 (Unless otherwise noted, V_{DD} = 3.3 V, T_a = 25 °C)

Electrical Characteristic	03 Z (UIII	C33 Oti	To wise noted, Vi	טוס – טוס י , ומ	- 20 0	/		
Characteristics	Symbol	Test Circuit	Test Conditions Min		Тур.	Max	Unit	
High level SOUT output voltage	Vон	1	T _a =-40 to +85°C	I _{OH} =-1 mA	V _{DD} - 0.3	_	V_{DD}	٧
L o w l e v e l SOUT output voltage	V_{OL}	1	1 _a 40 to +65 C	I _{OL} =+1 mA	GND		0.3	V
High level logic input current	Іін	2	V _{IN} = V _{DD} Test terminal is SIN, SC	SK O			1	μΑ
Low level logic input current	I _{IL}	3	V _{IN} = GND Test terminal is PWMCLK, SIN, SCK, T	RANS)_	_	-1	μA
D	I _{DD1}	4	Stand-by mode (1) or (2 V _{OUT} =17 V, SCK="L""		_ (<u> </u>	1.0	μA
Power supply current	I _{DD2}	4	V _{OUT} =1.0 V, R _{EXT} =1.2 kΩ All output off		#	<u></u>	7.0	mA
Constant current error(IC to IC) (S rank)	Δl _{OUT(IC)}	5	V_{OUT} =1.0 V, R _{EXT} =1.2 I $\overline{OUT0}$ to $\overline{OUT15}$, 1ch	✓ /		£1.0	±1.5	%
Constant current error(Ch to Ch) (S rank)	Δl _{OUT(Ch)}	5	V _{OUT} =1.0 V, R _{EXT} =1.2 V OUT0 to OUT15 , 1ch		(a)	±1.0	±1.5	%
Constant current error(IC to IC) (N rank)	Δl _{OUT(IC)}	5	V _{OUT} =1.0 V, R _{EXT} =1.2 I OUT0 to OUT15 , 1ch		_	±1.0	±2.5	%
Constant current error(Ch to Ch) (N rank)	Δl _{OUT(Ch)}	5	Vout=1.0 V, REXT=1.2 P OUT0 to OUT15 , 1ch		_	±1.0	±2.5	%
Output OFF leak current	lok	5 (V _{OUT} =17 V, R _{EXT} =1.2 k	Ω, OUTn off	_	_	0.5	μΑ
Constant current output power supply voltage dependence	%V _{DD}	5	V _{DD} =3.0 to 3.6 V, V _{OUT} : R _{EXT} =1.2 kΩ OUT0 to OUT15, 1ct		_	±1	±5	%/V
Constant current output output voltage dependence	%Vout	5	V _{OUT} =1.0 to 3.0 V, R _{EX} - OUT0 to OUT15, 1ch		_	±0.1	±0.5	%/V
Pull-down resistor	RDOWN	2	Test terminal is TRANS	, PWMCLK	250	500	750	kΩ
OOD voltage	V _{OOD}	6 _	R_{EXT} =200 Ω to 12 kΩ		0.2	0.3	0.4	V
	V _{OSD1}	6	R _{EXT} =200 Ω to 12 k Ω		V _{DD} - 1.3	V _{DD} - 1.4	V _{DD} - 1.5	
OSD voltage	V _{OSD2}	6	R _{EXT} =200 Ω to 12 k Ω		0.5 × V _{DD}	0.525 × V _{DD}	0.55 × V _{DD}	٧
TSD start temperature	T _{TSD(ON)}	2	Junction temperature		150	_	_	°C
TSD release temperature	T _{TSD(OFF)}		Junction temperature		100	_	_	°C
	1 (/)							



Switching Characteristics

Switching Characteristics 1 (Unless otherwise specified, V_{DD} = 5.0 V, T_a = 25 °C)

Cha	aracteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
	SCK↑ to SOUT	t _{PD1U}	7	Up edge trigger mode	6	16	30	
Propagation d e I a v	SCK↓ to SOUT	t _{PD1D}	7	Down edge trigger mode	2	10	14	ns
u c i u y	PWMCLK to OUT0	t _{PD2}	7	REXT=1.2 kΩ	ジ ー	30	40	
Constant r i s e	current Output e t i m e	t _{or}	7	10 to 90% at voltage waveform of OUTn REXT=1.2 kΩ	_	10	20	ns
Constant f a I	current Output t i m e	t _{of}	7	90 to 10% at voltage waveform of OUTn R _{EXT} =1.2 kΩ	-	10	20	ns
Constant	current Output	t _{DLY(ON)}	7	REXT=1.2 kΩ	21	4	9	ns
d e I a	y time	t _{DLY(OFF)}	7	REXT=1.2 kΩ	(1)	> 4	9	ns


Switching Characteristics 2 (Unless otherwise specified, V_{DD} = 3.3 V, T_a = 25 °C)

Cha	aracteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
	SCK↑ to SOUT	t _{PD1U}	7	Up edge trigger mode	6	16	30	
Propagation d e I a v	SCK↓ to SOUT	t _{PD1D}	7	Down edge trigger mode	2	13	18	ns
u c i u y	PWMCLK to OUT0	t _{PD2}	7(Rexτ=1.2 kΩ	_	30	40	
Constant r i s e	current Output e t i m e	t _{or}	7	10 to 90% at voltage waveform of OUTn R _{EXT} =1.2 kΩ	_	10	20	ns
Constant f a l	current Output I t i m e	t _{of}	7	90 to 10% at voltage waveform of $\overline{\text{OUTn}}$ R _{EXT} =1.2 k Ω	1	10	20	ns
Constant	current Output	tDLY(ON))7	REXT=1.2 kΩ	2	6	12	ns
d e I a	y tim/e	tDLY(OFF)	7	REXT=1.2 kΩ	2	6	12	ns




Test circuit


Test circuit 1: High level SOUT output voltage / Low level SOUT output voltage



Test circuit 2: High level logic input current / Pull-down resistance




Test circuit 3: Low level logic input current






Test circuit 4: Power supply current




Test circuit 5 : Constant current error(IC to IC and Ch to Ch) / Output OFF leak current / Constant current output power supply voltage dependence / Constant current output voltage dependence






Test Circuit 6 : OOD voltage / OSD voltage



All output is set to turning on. Only one output is connected with the V_{OUT2} power supply, and other outputs are connected with the V_{OUT1} power supply. V_{OUT2} is changed and OOD voltage / OSD voltage is checked in the error detection result from each output terminal voltage and SOUT.









Timing waveform

(1). SCK, TRANS, SIN, SOUT





(3). PWMCLK, OUT0 to OUT15






Reference data

This data is provided for reference only. So, in designing for mass production, take enough care in evaluating IC operation.

Output Current (I_{OUT}) – Constant current output setting resistance (R_{EXT})


The output gain control data is default.





Reference data

This data is provided for reference only. So, in designing for mass production, take enough care in evaluating IC operation.





Notes on design of ICs

1. Regarding decoupling capacitor between power supply and GND

It is recommended that decoupling capacitor between power supply and GND should place as near IC as possible.


2. Regarding resistors for setting of output current

When resistors for setting of output current (R_{EXT}) are used commonly by many ICs, in designing for mass production, take enough care in evaluating IC operation.

3. Regarding PCB layout

There is only one GND terminal on this device when the inductance in the GND line and the resistor are large, the device may malfunction due to the GND noise when output switching by the circuit board pattern and wiring.


Therefore, take care when designing the circuit board pattern layout and the wiring.





Package dimension

P-HTSSOP24-0508-0.65-001





Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Providing these application circuit examples does not grant a license for industrial property rights.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations

Notes on handling of ICs

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
 - Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
 - Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- [4] Do not insert devices in the wrong orientation or incorrectly.
 - Make sure that the positive and negative terminals of power supplies are connected properly.
 - Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
 - In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
- [5] Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

40

If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.



Points to remember on handling of ICs

(1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T_J) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

(3) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.





RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA".

Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY
 HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN
 LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific
 applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment
 used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling
 equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and
 equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR
 PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable
 laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
 PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING
 WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT
 LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS
 ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION,
 INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF
 INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the
 design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass
 destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including,
 without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export
 of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use
 Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without
 limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
 NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION