

# EFR32MG27 Wireless Gecko SoC Family Data Sheet



The EFR32MG27 Wireless Gecko multiprotocol family of SoCs is part of the Wireless Gecko portfolio. EFR32MG27 Wireless Gecko SoCs are ideal for enabling energy-friendly multiprotocol networking for IoT devices.

The single-die solution combines a 76.8 MHz Cortex-M33 with a high performance 2.4 GHz radio to provide an industry-leading, energy efficient wireless, SoC for IoT connected applications.


The devices are available with boost or buck DC-DC capabilities, enabling direct power from a wide variety of batteries.

Wireless Gecko applications include:

- · Home End Devices
- · Mesh Networking
- · Fleet/Asset Monitoring
- Industrial Automation
- · Access Control
- · Power Tools

### **KEY FEATURES**

- 32-bit ARM® Cortex®-M33 core with 76.8 MHz maximum operating frequency
- · 768 kB of flash and 64 kB of RAM
- Energy-efficient radio core with low active and sleep currents
- Integrated PA with up to 8 dBm (2.4 GHz) TX power
- Secure Boot with Root of Trust and Secure Loader (RTSL)
- Pin compatibility / feature superset with EFR32xG22
- DC-DC supporting buck (1.8-3.8 V) or boost (0.8 - 1.7 V) operation



### 1. Feature List

The EFR32MG27 highlighted features are listed below.

### · Low Power Wireless System-on-Chip

- High Performance 32-bit 76.8 MHz MHz ARM Cortex<sup>®</sup>-M33 with DSP instruction and floating-point unit for efficient signal processing
- · 768 kB flash program memory
- · 64 kB RAM data memory
- · 2.4 GHz radio operation

### · Radio Performance

- · -102.2 dBm sensitivity @ 250 kbps O-QPSK DSSS
- · -106.9 dBm sensitivity @ 125 kbps GFSK
- · -99.2 dBm sensitivity @ 1 Mbit/s GFSK
- · -96.3 dBm sensitivity @ 2 Mbit/s GFSK
- · TX power up to 8 dBm

# Low System Energy Consumption

- 4.0 mA RX current (250 kbps O-QPSK DSSS)
- 3.6 mA RX current (1 Mbps GFSK)
- · 4.1 mA TX current @ 0 dBm output power
- 9.2 mA TX current @ 6 dBm output power
- 11.3 mA TX current @ 8 dBm output power
- 29 µA/MHz in Active Mode (EM0) at 76.8 MHz
- 1.6 µA EM2 DeepSleep current (64 kB RAM retention and RTC running from LFXO)
- 0.18 µA EM4 current

# Supported Modulation Format

- OQPSK DSSS
- 2 (G)FSK with fully configurable shaping
- (G)MSK

# Protocol Support

- · Zigbee PRO / Green Power
- Bluetooth Low Energy (Bluetooth 5.x)
- Proprietary

# Security Features

- · Secure Boot with Root of Trust and Secure Loader (RTSL)
- Hardware Cryptographic Acceleration for AES128/256, SHA-1, SHA-2 (up to 256-bit), ECC (up to 256-bit), ECDSA, and ECDH
- · DPA Countermeasures
- · Key Management with PUF
- True Random Number Generator (TRNG) compliant with NIST SP800-90 and AIS-31
- ARM<sup>®</sup> TrustZone<sup>®</sup>
- Secure Debug with lock/unlock
- · External Tamper Detect

# · Wide selection of MCU peripherals

- Analog to Digital Converter (ADC)
  - 12-bit @ 1 Msps
  - · 16-bit @ 76.9 ksps
- Analog Comparator (ACMP)
- Up to 26 General Purpose I/O pins with output state retention and asynchronous interrupts
- · 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- 2 × 32-bit Timer/Counter with 3 Compare/Capture/PWM channels
- 3 × 16-bit Timer/Counter with 3 Compare/Capture/PWM channels
- · 32-bit Real Time Counter
- · 24-bit Low Energy Timer for waveform generation
- · 1 × Watchdog Timer
- 2 × Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I<sup>2</sup>S)
- 1 × Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI)
- 2 × I<sup>2</sup>C interface with SMBus support
- Digital microphone interface (PDM)
- Precision Low-Frequency RC Oscillator to replace 32 kHz sleep crystal
- · RFSENSE with selective OOK mode
- Die temperature sensor with +/-1.5 degree C accuracy after single-point calibration
- · Coulomb counter integrated into DC-DC

# · Wide Operating Range

- 1.8 V to 3.8 V single power supply for devices with Buck DC-DC
- 0.8 V to 1.7 V single power supply for devices with Boost DC-DC
- -40 °C to 125 °C

# Packages


- QFN40 5 mm × 5 mm × 0.85 mm, 0.4 mm pitch
- QFN32 4 mm × 4 mm × 0.85 mm, 0.4 mm pitch

# 2. Ordering Information

**Table 2.1. Ordering Information** 

Ordering Code	Protocol Stack	Max TX Power	DC-DC	Flash (kB)	RAM (kB)	GPIO	Package	Temp Range
EFR32MG27C230F768IM40-B	<ul> <li>Zigbee PRO</li> <li>Zigbee Green Power</li> <li>Bluetooth 5.x</li> <li>Direction Finding (AoA Transmitter)</li> <li>Proprietary</li> </ul>	6 dBm	Boost	768	64	25	QFN40	-40 to 125 °C
EFR32MG27C230F768IM32-B	<ul> <li>Zigbee PRO</li> <li>Zigbee Green Power</li> <li>Bluetooth 5.x</li> <li>Direction Finding (AoA Transmitter)</li> <li>Proprietary</li> </ul>	6 dBm	Boost	768	64	17	QFN32	-40 to 125 °C
EFR32MG27C140F768IM40-B	<ul> <li>Zigbee PRO</li> <li>Zigbee Green Power</li> <li>Bluetooth 5.x</li> <li>Direction Finding (AoA Transmitter)</li> <li>Proprietary</li> </ul>	8 dBm	Buck	768	64	26	QFN40	-40 to 125 °C
EFR32MG27C140F768IM32-B	<ul> <li>Zigbee PRO</li> <li>Zigbee Green Power</li> <li>Bluetooth 5.x</li> <li>Direction Finding (AoA Transmitter)</li> <li>Proprietary</li> </ul>	8 dBm	Buck	768	64	18	QFN32	-40 to 125 °C

Bluetooth 5.x: As the Bluetooth standard evolves, Silicon Labs is regularly adding new features. For more information on supported Bluetooth capabilities, visit https://www.silabs.com/bluetooth-hardware.



Field	Options
Product Family	EFR32MG27: Wireless Gecko MG27 Family
Security	C: Secure Vault Mid
Features [f1][f2][f3]	<ul> <li>f1</li> <li>1: DC-DC Buck Converter</li> <li>2: DC-DC Boost Converter</li> <li>f2</li> <li>3: 6 dBm PA Transmit Power</li> <li>4: 8 dBm PA Transmit Power</li> <li>f3</li> <li>0: Unused</li> </ul>
Memory	• F: Flash
Size	Memory Size in kBytes
Temperature Grade	• I: -40 to +125 °C
Package	• M: QFN
Pins	Number of Package Pins
Revision	A: Revision A     B: Revision B
Tape & Reel	R: Tape & Reel (optional)

Figure 2.1. Ordering Code Key

# **Table of Contents**

1.	Feature List		. 2
2.	Ordering Information		. 3
3.	System Overview		. 9
	3.1 Introduction		. 9
	3.2 Radio		
	3.2.2 Fractional-N Frequency Synthesizer		. 9
	3.2.3 Receiver Architecture		
	3.2.5 Packet and State Trace		.10
	3.2.7 Radio Controller (RAC)		.10
	3.2.8 RFSENSE Interface		
	3.4 Clocking		
	3.4.1 Clock Management Unit (CMU)		
	3.5 Counters/Timers and PWM		.11
	3.5.1 Timer/Counter (TIMER)		
	3.5.3 Real Time Clock with Capture (RTCC)		.11
	3.5.4 Back-Up Real Time Counter (BURTC)		
	3.6 Communications and Other Digital Peripherals		
	<ul><li>3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)</li><li>3.6.2 Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)</li></ul>		
	3.6.3 Inter-Integrated Circuit Interface (I <sup>2</sup> C)		
	3.6.5 Pulse Density Modulation (PDM) Interface		
	3.7 Security Features		
	3.7.1 Secure Boot with Root of Trust and Secure Loader (RTSL)		
	3.7.3 True Random Number Generator		
	3.7.5 External Tamper Detection		
	3.8 Analog		
	3.8.2 Analog Comparator (ACMP)		
	3.9 Power		
	3.9.2 Voltage Scaling		.16
	3.9.3 Buck or Boost DC-DC Converter		.16

	3.9.4 Power Domains					.17
	3.10 Reset Management Unit (RMU)					.17
	3.11 Core and Memory					
	3.11.2 Memory System Controller (MSC)					
	3.11.3 Linked Direct Memory Access Controller (LDMA)					.18
	3.12 Memory Map					.19
	3.13 Configuration Summary					.20
4.	Electrical Specifications		 	. <b>.</b>		 21
	4.1 Electrical Characteristics					.21
	4.2 Absolute Maximum Ratings					.22
	4.3 General Operating Conditions					.23
	4.4 Buck-Mode DC-DC Converter					.25
	4.4.1 Buck DC-DC Operating Limits					.27
	4.5 Boost-Mode DC-DC Converter					.28
	4.6 Coulomb Counter Calibration Load					.29
	4.7 Thermal Characteristics					.30
	4.8 Current Consumption					.31
	4.8.1 MCU current consumption using Buck DC-DC at 3.0 V VREGVDD input					
	4.8.2 MCU current consumption using Boost DC-DC at 1.5 V VBAT input 4.8.3 MCU current consumption at 3.0 V					
	4.8.4 MCU current consumption at 1.8 V					
	4.8.5 Radio current consumption at 3.0V using Buck-mode DCDC					
	4.8.6 Radio current consumption at 1.5V using Boost-mode DCDC					.42
	4.9 Flash Characteristics					.45
	4.10 Energy Mode Wake-up and Entry Times					.46
	4.11 Boot Timing					.47
	4.12 RFSENSE Low-energy Wake-on-RF					.48
	4.13 2.4 GHz RF Transceiver Characteristics					.49
	4.13.1 RF Transmitter Characteristics					
	4.13.2 RF Receiver Characteristics					
	4.14 Oscillators					
	4.14.1 High Frequency Crystal Oscillator.					
	4.14.2 Low Frequency Crystal Oscillator					
	4.14.4 Fast Start_Up RC Oscillator (FSRCO)					
	4.14.5 Precision Low Frequency RC Oscillator (LFRCO)					
	4.14.6 Ultra Low Frequency RC Oscillator					.66
	4.15 GPIO with 3 V Nominal IOVDD					.67
	4.16 GPIO with 1.5 V Nominal IOVDD					.68
	4.17 Analog to Digital Converter (IADC)					.69

	4.18 Analog Comparator (ACMP)	.72
	4.19 Temperature Sensor	.74
	4.20 Brown Out Detectors	.75 .75
	4.21 PDM Timing Specifications	
	4.22 USART SPI Main Timing	.79
	4.23 USART SPI Secondary Timing	.80
	<ul> <li>4.24 EUSART SPI Main Timing.</li> <li>4.24.1 EUSART SPI Main Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V</li> <li>4.24.2 EUSART SPI Main Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V</li> <li></li></ul>	.82
	<ul> <li>4.25 EUSART SPI Secondary Timing</li></ul>	.84 .85
	4.26 I2C Electrical Specifications	.86 .86 .87
	4.27 Typical Performance Curves	.88 .89 .92
5.	Typical Connections	.95
•	5.1 Power	
	5.2 RF Matching Networks	.97
	5.3 Other Connections	.97
6.	Pin Definitions	. 98
	6.1 QFN40 with Buck DC-DC Device Pinout	
	6.2 QFN40 with Boost DC-DC Device Pinout	
	6.3 QFN32 with Buck DC-DC Device Pinout	
	6.4 QFN32 with Boost DC-DC Device Pinout	
	6.5 Alternate Function Table	
	6.6 Analog Peripheral Connectivity	

9.	Revision History	.119
	8.3 QFN40 Package Marking	.118
	8.2 QFN40 PCB Land Pattern	. 117
	8.1 QFN40 Package Dimensions	. 115
8.	QFN40 Package Specifications	115
	7.3 QFN32 Package Marking	114
	7.2 QFN32 PCB Land Pattern	.113
	7.1 QFN32 Package Dimensions	. 111
7.	QFN32 Package Specifications	111
	6.7 Digital Peripheral Connectivity	108

# 3. System Overview

### 3.1 Introduction

The EFR32 product family combines an energy-friendly MCU with a high performance radio transceiver. The devices are well suited for secure connected IoT multi-protocol devices requiring high performance and low energy consumption. This section gives a short introduction to the full radio and MCU system. A detailed functional description will be available in the EFR32xG27 Reference Manual.

### 3.2 Radio

The EFR32MG27 Wireless Gecko features a highly configurable radio transceiver supporting Zigbee and Bluetooth Low Energy wireless protocols.

### 3.2.1 Antenna Interface

The 2.4 GHz antenna interface consists of a single-ended pin (RF2G4\_IO). The external components for the antenna interface in typical applications are shown in the RF Matching Networks section.

# 3.2.2 Fractional-N Frequency Synthesizer

The EFR32MG27 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency for the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance, frequency resolution better than 100 Hz, and low energy consumption. The synthesizer's fast frequency settling allows for very short receiver and transmitter wake up times to reduce system energy consumption.

### 3.2.3 Receiver Architecture

The EFR32MG27 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance. The 2.4 GHz radio is calibrated at production to improve image rejection performance.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

### 3.2.4 Transmitter Architecture

The EFR32MG27 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32MG27. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

# 3.2.5 Packet and State Trace

The EFR32MG27 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- · Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- Multiplexed transmitted data, received data and state / meta information in a single serial data stream

### 3.2.6 Data Buffering

The EFR32MG27 features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

# 3.2.7 Radio Controller (RAC)

The Radio Controller controls the top level state of the radio subsystem in the EFR32MG27. It performs the following tasks:

- · Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- · Run-time calibration of receiver, transmitter and frequency synthesizer
- Detailed frame transmission timing, including optional LBT or CSMA-CA

### 3.2.8 RFSENSE Interface

The RFSENSE block allows the device to remain in EM2, EM3 or EM4 and wake when RF energy above a specified threshold is detected. When operated in selective mode, the RFSENSE block performs OOK preamble and sync word detection, preventing false wake-up events.

# 3.3 General Purpose Input/Output (GPIO)

EFR32MG27 has up to 26 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

All of the pins on ports A and port B are EM2 capable. These pins may be used by Low-Energy peripherals in EM2/3 and may also be used as EM2/3 pin wake-ups. Pins on ports C and D are latched/retained in their current state when entering EM2 until EM2 exit upon which internal peripherals could once again drive those pads.

A few GPIOs also have EM4 wake functionality. These pins are listed in the Alternate Function Table.

### 3.4 Clocking

# 3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFR32MG27. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

### 3.4.2 Internal and External Oscillators

The EFR32MG27 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. The HFXO provides excellent RF clocking performance using a 38.4 MHz crystal. The HFXO can also support an external clock source such as a TCXO for applications that require an extremely accurate clock frequency over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast start-up at minimal energy consumption combined with a wide frequency range, from 1 MHz to 76.8 MHz.
- An integrated fast start-up RC oscillator (FSRCO) that runs at a fixed 20 MHz
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) for low power operation without an external crystal. Precision mode enables periodic recalibration against the 38.4 MHz HFXO crystal to improve accuracy to +/- 500 ppm, suitable for BLE sleep interval timing.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

### 3.5 Counters/Timers and PWM

# 3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the Peripheral Reflex System (PRS). The core of each TIMER is a 16-bit or 32-bit counter with up to 3 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers. In addition some timers offer dead-time insertion.

See 3.13 Configuration Summary for information on the feature set of each timer.

# 3.5.2 Low Energy Timer (LETIMER)

The unique LETIMER is a 24-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Peripheral Reflex System (PRS), and can be configured to start counting on compare matches from other peripherals such as the Real Time Clock.

# 3.5.3 Real Time Clock with Capture (RTCC)

The Real Time Clock with Capture (RTCC) is a 32-bit counter providing timekeeping down to EM3. The RTCC can be clocked by any of the on-board low-frequency oscillators, and it is capable of providing system wake-up at user defined intervals.

A secondary RTC is used by the RF protocol stack for event scheduling, leaving the primary RTCC block available exclusively for application software.

### 3.5.4 Back-Up Real Time Counter (BURTC)

The Back-Up Real Time Counter (BURTC) is a 32-bit counter providing timekeeping in all energy modes, including EM4. The BURTC can be clocked by any of the on-board low-frequency oscillators, and it is capable of providing system wake-up at user-defined intervals.

### 3.5.5 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by the Peripheral Reflex System (PRS).

# 3.6 Communications and Other Digital Peripherals

# 3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- · ISO7816 SmartCards
- IrDA
- I<sup>2</sup>S

### 3.6.2 Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)

The Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter supports full duplex asynchronous UART communication with hardware flow control, RS-485, and IrDA support. The EUSART also supports high-speed SPI. In EM0 and EM1 the EUSART provides a high-speed, buffered communication interface.

When routed to GPIO ports A or B, the EUSART0 may also be used in a low-energy mode and operate in EM2. A 32.768 kHz clock source allows full duplex UART communication up to 9600 baud. EUSART0 can also act as a SPI secondary device in EM2 and EM3, and wake the system when data is received from an external bus controller.

# 3.6.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C bus. It is capable of acting as a main or secondary interface and supports multi-drop buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Bus arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I<sup>2</sup>C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of addresses is provided in active and low energy modes. Note that not all instances of I<sup>2</sup>C are available in all energy modes.

### 3.6.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripherals to act autonomously without waking the MCU core, saving power.

# 3.6.5 Pulse Density Modulation (PDM) Interface

The PDM module provides a serial interface and decimation filter for Pulse Density Modulation (PDM) microphones, isolated Sigmadelta ADCs, digital sensors and other PDM or sigma delta bit stream peripherals. A programmable Cascaded Integrator Comb (CIC) filter is used to decimate the incoming bit streams. PDM supports stereo or mono input data and DMA transfer.

# 3.7 Security Features

The EFR32MG27 supports the following extended Secure Vault Mid features:

**Table 3.1. Secure Vault Features** 

Feature	Secure Vault Mid
True Random Number Generator (TRNG)	Yes
Secure Boot with Root of Trust and Secure Loader (RTSL)	Yes
Secure Debug with Lock/Unlock	Yes
DPA Countermeasures	Yes
Anti-Tamper	External Tamper (ETAMPDET)
Secure Attestation	Using TrustZone
Secure Key Management	Using TrustZone
Symmetric Encryption	<ul> <li>AES 128 / 192 / 256 bit</li> <li>ECB, CTR, CBC, CFB, CCM, GCM, CBC-MAC, and GMAC</li> </ul>
Public Key Encryption - ECDSA / ECDH / EdDSA	• p192 and p256
Key Derivation	ECJ-PAKE p192 and p256
Hashes	• SHA-1 • SHA-2/256

# 3.7.1 Secure Boot with Root of Trust and Secure Loader (RTSL)

The Secure Boot with RTSL authenticates a chain of trusted firmware that begins from an immutable memory (ROM).

It prevents malware injection, prevents rollback, ensures that only authentic firmware is executed, and protects Over The Air updates.

For more information about this feature, see AN1218: Series 2 Secure Boot with RTSL.

# 3.7.2 Cryptographic Accelerator

The Cryptographic Accelerator in Secure Element is an autonomous hardware accelerator with Differential Power Analysis (DPA) countermeasures to protect keys.

It supports AES encryption and decryption with 128/192/256-bit keys, Elliptic Curve Cryptography (ECC) to support public key operations and hashes.

Supported block cipher modes of operation for AES include:

- ECB (Electronic Code Book)
- CTR (Counter Mode)
- · CBC (Cipher Block Chaining)
- · CFB (Cipher Feedback)
- · GCM (Galois Counter Mode)
- CBC-MAC (Cipher Block Chaining Message Authentication Code)
- GMAC (Galois Message Authentication Code)
- CCM (Counter with CBC-MAC)

The Cryptographic Accelerator accelerates Elliptical Curve Cryptography and supports the NIST (National Institute of Standards and Technology) recommended curves including P-192 and P-256 for ECDH(Elliptic Curve Diffie-Hellman) key derivation and ECDSA (Elliptic Curve Digital Signature Algorithm) sign and verify operations.

Supported hashes include SHA-1, SHA2/224, and SHA-2/256.

This implementation provides a fast and energy efficient solution to state of the art cryptographic needs.

**Note:** AES\_ECB, AES\_CBC, AES\_CBCMAC, and SHA-1 are provided for legacy compatibility and are not recommended for cryptographic purposes without thoroughly understanding their potential security weaknesses.

### 3.7.3 True Random Number Generator

The True Random Number Generator module is a non-deterministic random number generator that harvests entropy from a thermal energy source. It includes start-up health tests for the entropy source as required by NIST SP800-90B and AIS-31 as well as online health tests required for NIST SP800-90C.

The TRNG is suitable for periodically generating entropy to seed an approved pseudo random number generator.

# 3.7.4 Secure Debug with Lock/Unlock

For obvious security reasons, it is critical for a product to have its debug interface locked before being released in the field.

In addition, the EFR32MG27 also provides a secure debug unlock function that allows authenticated access based on public key cryptography. This functionality is particularly useful for supporting failure analysis while maintaining confidentiality of IP and sensitive enduser data.

More information on this feature can be found in AN1190: Series 2 Secure Debug.

# 3.7.5 External Tamper Detection

The External Tamper Detect (ETAMPDET) module enables detection of external tampering, such as unauthorized enclosure opening. ETAMPDET operates in all energy modes down to EM4. Up to two signals can be generated and monitored to identify external tamper events. When a tamper event occurs, an interrupt is generated to allow software to take system-appropriate actions.

# 3.8 Analog

# 3.8.1 Analog to Digital Converter (IADC)

The IADC is a hybrid architecture combining techniques from both SAR and Delta-Sigma style converters. It has a resolution of 12 bits at 1 Msps and 16 bits at up to 76.9 ksps. Hardware oversampling reduces system-level noise over multiple front-end samples. The IADC includes integrated voltage reference options. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

# 3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

### 3.9 Power

The EFR32MG27 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. Devices are available with an integrated DC-DC buck or DC-DC boost regulator to generate a stable 1.8 V from a wide variety of batteries. If used in an application, the DC-DC regulator requires one external inductor and one external capacitor.

The EFR32MG27 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

# 3.9.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to implement system-wide voltage scaling and turn off the power to unused RAM blocks to optimize the energy consumption in the target application. The DC-DC regulator operation is tightly integrated with the EMU.

# 3.9.2 Voltage Scaling

The EFR32MG27 supports supply voltage scaling for the LDO powering DECOUPLE, with independent selections for EM0 / EM1 and EM2 / EM3. Voltage scaling helps to optimize the energy efficiency of the system by operating at lower voltages when possible. The EM0 / EM1 voltage scaling level defaults to VSCALE2, which allows the core to operate in active mode at full speed. The intermediate level, VSCALE1, allows operation in EM0 and EM1 at up to 40 MHz. The lowest level, VSCALE0, can be used to conserve power further in EM2 and EM3. The EMU will automatically switch the target voltage scaling level when transitioning between energy modes.

### 3.9.3 Buck or Boost DC-DC Converter

The device family has a buck or boost DC-DC converter to provide a 1.8 V supply voltage for the device. The DC-DC converter covers a wide range of load currents, providing high efficiency in energy modes EM0, EM1, EM2 and EM3 for device and radio operation.

RF noise mitigation allows operation of the DC-DC converter without significantly degrading sensitivity of radio components. It employs soft switching at boot and DC-DC regulating-to-bypass transitions to limit the max supply slew-rate and mitigate inrush current.

The buck DC-DC configuration provides up to 60 mA output current from a 2.2 - 3.8 V supply in energy modes EM0,EM1, EM2, and EM3. An on-chip supply-monitor signals when the supply voltage is low to allow bypass of the regulator, and extend the operating range down to 1.8 V. In bypass mode, the DC-DC operation is shut down and the input supply is switched directly to the output. The bypass mode of the buck DC-DC may be enabled to allow the system to go into EM4 and save energy.

The boost DC-DC configuration has an input range of 0.8 to 1.7 V and up to 25 mA output current, enabling operation directly from single-cell Silver Oxide, Alkaline, or other low-voltage battery chemistry. The boost DC-DC converter is operational in energy modes EM0, EM1, EM2, and EM3. It can be completely shut down using the dedicated BOOST\_EN pin, saving system power during storage and shipping. BOOST\_EN may also be used to re-enable the boost converter and power up the system.

### 3.9.4 Power Domains

Peripherals may exist on one of several independent power domains which are powered down to minimize supply current when not in use. Power domains are managed automatically by the EMU.

The lowest-energy power domain is the "high-voltage" power domain (PDHV), which supports extremely low-energy infrastructure and peripherals. Circuits powered from PDHV are always on and available in all energy modes down to EM4.

The next power domain is the low power domain (PD0), which is further divided to power subsets of peripherals. All PD0 power domains are shut down in EM4. Circuits powered from PD0 power domains may be available in EM0, EM1, EM2, and EM3.

Low power domain A (PD0A) is the base power domain for EM2 and EM3 and will always remain on in EM0-EM3. It powers the most commonly-used EM2 and EM3-capable peripherals and infrastructure required to operate in EM2 and EM3. Auxiliary PD0 power domains (PD0B, PD0C) power additional EM2 and EM3-capable peripherals on demand. If any peripherals on one of the auxiliary power domains is enabled, that power domain will be active in EM2 and EM3. Otherwise, the auxiliary PD0 power domains will be shut down to reduce current.

The active power domain (PD1) powers the rest of the device circuitry, including the CPU core and EM0 / EM1 peripherals. PD1 is always powered on in EM0 and EM1. PD1 is always shut down in EM2, EM3, and EM4.

Table 3.2 Peripheral Power Subdomains on page 17 shows the peripherals on the PDHV and PD0x domains. Any peripheral not listed is on PD1.

Table 3.2. Peripheral Power Subdomains

Always On in EM2/EM3	Selectively On in EM2/3		
PDHV <sup>1</sup>	PD0A	PD0B	PD0C
LFRCO (Non-precision mode)	RTCC	LETIMER0	LFRCO (Precision Mode)
LFXO	FSRCO	IADC0	
BURTC		ACMP0	
RFSENSE		I2C0	
ULFRCO		WDOG0	
ETAMPDET		EUSART0	
BURAM		PRS	
		DEBUG	
		GPIO	

### Note:

# 3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFR32MG27. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

<sup>1.</sup> Peripherals on PDHV are also available in EM4.

# 3.11 Core and Memory

### 3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M33 RISC processor achieving 1.50 Dhrystone MIPS/MHz
- ARM TrustZone security technology
- · Embedded Trace Macrocell (ETM) for real-time trace and debug
- Up to 768 kB flash program memory
- Up to 64 kB RAM data memory
- · Configuration and event handling of all modules
- · 2-pin Serial-Wire debug interface

# 3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M33 and LDMA. In addition to the main flash array where Program code is normally written the MSC also provides an Information block where additional information such as special user information or flash-lock bits are stored. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

# 3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

# 3.12 Memory Map

The EFR32MG27 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.1. EFR32MG27 Memory Map — Core Peripherals and Code Space

# 3.13 Configuration Summary

The features of the EFR32MG27 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

**Table 3.3. Configuration Summary** 

Module	Lowest Energy Mode	Configuration
I2C0	EM3 <sup>1</sup>	
I2C1	EM1	
IADC0	EM3	
LETIMER0	EM2 <sup>1</sup>	
PDM	EM1	2-channel
TIMER0	EM1	32-bit, 3-channels, +DTI
TIMER1	EM1	32-bit, 3-channels, +DTI
TIMER2	EM1	16-bit, 3-channels, +DTI
TIMER3	EM1	16-bit, 3-channels, +DTI
TIMER4	EM1	16-bit, 3-channels, +DTI
EUSART0	EM1 - Full high-speed operation, all modes	
	EM2 <sup>1</sup> - Low-energy UART operation, 9600 Baud	
	EM2 or EM3 <sup>1</sup> - Low-energy SPI secondary receiver	
USART0	EM1	+IrDA, +I2S, +SmartCard
USART1	EM1	+IrDA, +I2S, +SmartCard
Notes	<u> </u>	

<sup>1.</sup> EM2 and EM3 operation is only supported for digital peripheral I/O on Port A and Port B. All GPIO ports support digital peripheral operation in EM0 and EM1.

# 4. Electrical Specifications

### 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T<sub>A</sub>=25 °C and all supplies at 3.0 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

### **Power Supply Pin Dependencies**

Due to on-chip circuitry (e.g., diodes), some EFR32 power supply pins have a dependent relationship with one or more other power supply pins. These internal relationships between the external voltages applied to the various EFR32 supply pins are defined below. Exceeding the below constraints can result in damage to the device and/or increased current draw.

### **Buck DC-DC or DC-DC not used**

- VREGVDD and DVDD
  - In systems using the DCDC converter, DVDD (the buck converter output) should not be driven externally and VREGVDD (the buck converter input) must be greater than DVDD (VREGVDD ≥ DVDD)
  - In systems not using the DCDC converter, DVDD must be shorted to VREGVDD on the PCB (VREGVDD = DVDD)
- DVDD ≥ DECOUPLE
- PAVDD ≥ RFVDD
- · AVDD, IOVDD: No dependency with each other or any other supply pin

### **Boost DC-DC**

- VBAT: DCDC converter input. Connect to recommended supply and LDCDC.
- DVDD: DVDD is the boost converter output and should be bypassed with the recommended C<sub>DCDC</sub>, it should not be driven by an
  off-chip regulator.
- DVDD ≥ DECOUPLE
- PAVDD ≥ RFVDD
- AVDD, IOVDD: No dependency with each other or any other supply pin

# 4.2 Absolute Maximum Ratings

Stresses beyond those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions beyond those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <a href="http://www.silabs.com/support/quality/pages/default.aspx">http://www.silabs.com/support/quality/pages/default.aspx</a>.

**Table 4.1. Absolute Maximum Ratings** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Voltage on DVDD, AVDD, IOVDD, RFVDD, PAVDD or VREGVDD supply pins	$V_{\text{DDMAX}}$		-0.3	_	3.8	V
Voltage on VBAT supply pin	V <sub>VBATMAX</sub>		-0.3	_	2.0	V
Storage temperature range	T <sub>STG</sub>		-50	_	+150	°C
Junction temperature	T <sub>JMAX</sub>	-I grade	_	_	+125	°C
Voltage ramp rate on any supply pin	V <sub>DDRAMPMAX</sub>		_	_	1.0	V / µs
Voltage on HFXO pins	V <sub>HFXOPIN</sub>		-0.3	_	1.4	V
DC voltage on any GPIO pin	V <sub>DIGPIN</sub>		-0.3	_	V <sub>IOVDD</sub> + 0.3	V
DC voltage on RESETn pin <sup>1</sup>	V <sub>RESETn</sub>		-0.3	_	3.8	V
Input RF level on RF pins RF2G4_IO	P <sub>RFMAX2G4</sub>		_	_	+10	dBm
Absolute voltage on RF pin RF2G4_IO	V <sub>MAX2G4</sub>		-0.3	_	V <sub>PAVDD</sub> + 0.3	V
Total current into VDD power lines	I <sub>VDDMAX</sub>	Source	_	_	200	mA
Total current into VSS ground lines	I <sub>VSSMAX</sub>	Sink	_	_	200	mA
Current per I/O pin	I <sub>IOMAX</sub>	Sink	_	_	50	mA
		Source	_	_	50	mA
Current for all I/O pins	I <sub>IOALLMAX</sub>	Sink	_	_	200	mA
		Source	_	_	200	mA

<sup>1.</sup> The RESETn pin has a pull-up device to the DVDD supply. For minimum leakage, RESETn should not exceed the voltage at DVDD.

# 4.3 General Operating Conditions

**Table 4.2. General Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating ambient tempera-	T <sub>A</sub>	-G temperature grade <sup>1</sup>	-40	_	+85	°C
ture range		-I temperature grade <sup>1</sup>	-40	_	+125	° C
VREGVDD operating supply voltage (Buck DCDC or	V <sub>VREGVDD</sub>	Buck Mode DCDC in regulation, 60 mA load	2.2	3.0	3.8	V
DCDC not used) <sup>2</sup>		Buck Mode DCDC in bypass, 60 mA load	1.8	3.0	3.8	V
		DCDC not in use. DVDD externally shorted to VREGVDD	1.71	3.0	3.8	V
VBAT operating supply voltage (Boost DCDC) <sup>2</sup>	V <sub>VBAT</sub>	Boost Mode DCDC in regulation <sup>3</sup>	0.8	1.5	1.7	V
DVDD supply voltage	V <sub>DVDD</sub>	EM0/1	1.71	3.0	3.8	V
		EM2/3/4 <sup>4</sup>	1.71	3.0	3.8	V
AVDD supply voltage	V <sub>AVDD</sub>		1.71	3.0	3.8	V
IOVDD0 operating supply	V <sub>IOVDD0</sub>	IOVDD0BODEN=0 <sup>5</sup>	1.175	3.0	3.8	V
voltage		IOVDD0BODEN=1 <sup>5</sup>	1.71	3.0	3.8	V
RFVDD operating supply voltage	V <sub>RFVDD</sub>		1.71	3.0	V <sub>PAVDD</sub>	V
PAVDD operating supply voltage	V <sub>PAVDD</sub>		1.71	3.0	3.8	V
DECOUPLE output capacitor <sup>6</sup>	C <sub>DECOUPLE</sub>	1.0 µF ± 10% X8L capacitor used for performance characterization.	1.0	_	2.75	μF
HCLK and Core frequency	f <sub>HCLK</sub>	VSCALE2, MODE = WS1	_	_	80	MHz
		VSCALE2, MODE = WS0	_	_	40	MHz
		VSCALE1, MODE = WS0	_	_	40	MHz
PCLK frequency	f <sub>PCLK</sub>	VSCALE2 or VSCALE1	_	_	40	MHz
EM01 Group A clock fre-	f <sub>EM01GRPACLK</sub>	VSCALE2	_	_	80	MHz
quency		VSCALE1	_	_	40	MHz
EM01 Group B clock fre-	f <sub>EM01GRPBCLK</sub>	VSCALE2	_	_	80	MHz
quency		VSCALE1	_	_	40	MHz
HCLK Radio frequency <sup>7</sup>	f <sub>HCLKRADIO</sub>	VSCALE2 or VSCALE1	_	38.4	_	MHz
External Clock Input	f <sub>CLKIN</sub>	VSCALE2 or VSCALE1	<del>_</del>	_	40	MHz
DPLL Reference Clock	f <sub>DPLLREFCLK</sub>	VSCALE2 or VSCALE1	_	_	40	MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit

- 1. The device may operate continuously at the maximum allowable ambient  $T_A$  rating as long as the absolute maximum  $T_{JMAX}$  is not exceeded. For an application with significant power dissipation, the allowable  $T_A$  may be lower than the maximum  $T_A$  rating.  $T_A = T_{JMAX}$  (THETA $_{JA}$  x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for  $T_{JMAX}$  and THETA $_{JA}$ .
- 2. Devices in QFN packaging have only a Buck DCDC or Boost DCDC option. VREGVDD will be present if buck DCDC is available, and VBAT will be present if Boost DCDC is available.
- 3. The VBAT supply may be as high as the Boost DCDC output, but DCDC and RF performance specifications will degrade.
- 4. The DVDD supply is monitored by the DVDD BOD in EM0/1 and the LE DVDD BOD in EM2/3/4.
- 5. The IOVDD BOD enable bit is in the EMU BOD3SENSE register. The BOD is disabled on reset.
- 6. Murata GCM21BL81C105KA58L used for performance characterization. Actual capacitor values can be significantly de-rated from their specified nominal value by the rated tolerance, as well as the application's AC voltage, DC bias, and temperature. The minimum capacitance counting all error sources should be no less than 0.6 μF.
- 7. The recommended radio crystal frequency is 38.4 MHz and all radio performance is specified at this frequency. See HFXO specifications for more detail on crystal tolerance.

# 4.4 Buck-Mode DC-DC Converter

Test conditions:  $L_{DCDC}$  = 2.2  $\mu$ H,  $C_{DCDC}$  = 4.7  $\mu$ F,  $V_{VREGVDD}$  = 3.0 V,  $V_{OUT}$  = 1.8 V, IPKVAL in EM0/1 modes is set to 150 mA, and in EM2/3 modes is set to 90 mA, unless otherwise indicated.

Table 4.3. Buck-Mode DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range at VREGVDD pin	V <sub>VREGVDD</sub>	DCDC in regulation, I <sub>LOAD</sub> = 60 mA, EM0/EM1 mode	2.2	3.0	3.8	V
		DCDC in regulation, I <sub>LOAD</sub> = 5 mA, EM0/EM1 or EM2/EM3 mode	1.8	3.0	3.8	V
		Bypass mode	1.8	3.0	3.8	V
Regulated output voltage	V <sub>OUT</sub>		_	1.8	_	V
Regulation DC accuracy	ACC <sub>DC</sub>	V <sub>VREGVDD</sub> ≥ 2.2 V, Steady state in EM0/EM1 mode or EM2/EM3 mode	-2.5	_	3.3	%
Regulation total accuracy	ACC <sub>TOT</sub>	With mode transitions between EM0/EM1 and EM2/EM3 modes	-5	_	7	%
Steady-state output ripple	V <sub>R</sub>	I <sub>LOAD</sub> = 20 mA in EM0/EM1 mode	_	14.3	_	mVpp
DC line regulation	V <sub>REG</sub>	I <sub>LOAD</sub> = 60 mA in EM0/EM1 mode, V <sub>VREGVDD</sub> ≥ 2.2 V	_	5.5	_	mV/V
DC load regulation	I <sub>REG</sub>	Load current between 100 µA and 60 mA in EM0/EM1 mode	_	0.27	_	mV/mA
Efficiency	EFF	Load current between 100 µA and 60 mA in EM0/EM1 mode, or between 10 µA and 5 mA in EM2/EM3 mode		91	_	%
Output load current <sup>1</sup>	I <sub>LOAD</sub>	EM0/EM1 mode, DCDC in regulation	_	_	60	mA
		EM2/EM3 mode, DCDC in regulation	_	_	5	mA
		Bypass mode	_	_	60	mA
Nominal output capacitor	C <sub>DCDC</sub>	4.7 μF ± 10% X7R capacitor used for performance characterization <sup>2</sup>	4.7	_	10	μF
Nominal inductor	L <sub>DCDC</sub>	± 20% tolerance	_	2.2	_	μH
Nominal input capacitor	C <sub>IN</sub>		C <sub>DCDC</sub>	_	_	μF
Resistance in bypass mode	R <sub>BYP</sub>	Bypass switch from VREGVDD to DVDD, V <sub>VREGVDD</sub> = 1.8 V	_	1.75	3	Ω
	VREGVDD to V	Powertrain PFET switch from VREGVDD to VREGSW, V <sub>VREGVDD</sub> = 1.8 V	_	0.86	1.5	Ω
Supply monitor threshold programming range	V <sub>CMP_RNG</sub>	Programmable in 0.1 V steps	2.0	_	2.3	V
Supply monitor threshold accuracy	V <sub>CMP_ACC</sub>	Supply falling edge trip point	-5	_	5	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply monitor threshold hysteresis	V <sub>CMP_HYST</sub>	Positive hysteresis on the supply rising edge referred to the falling edge trip point	_	4	_	%
Supply monitor response time	t <sub>CMP_DELAY</sub>	Supply falling edge at -100 mV / µs	_	0.6	_	μs
Time to switch from EM2/3 mode to EM0/1 mode <sup>3</sup>	t <sub>MODE_SWITCH</sub>		_	4	8	μs

- 1. I<sub>LOAD</sub> is the total current sourced by the DCDC, including on-chip and off-chip circuits powered from the DVDD supply rail.
- 2. Actual capacitor values can be significantly de-rated from their specified nominal value by the rated tolerance, as well as the application's AC voltage, DC bias, and temperature. The minimum capacitance counting all error sources should be no less than 2.4  $\mu$ F.
- 3. Mode switch is initiated when a wake event is recognized, and occurs in parallel to the normal system wake time. During the mode switch I<sub>LOAD</sub> should be limited to 20 mA or less.

# 4.4.1 Buck DC-DC Operating Limits

The maximum supported voltage on the VREGVDD supply pin is limited under certain conditions. Maximum input voltage is a function of temperature and the average load current over a 10-year lifetime. Figure 4.1 Lifetime average load current limit vs. Maximum input voltage on page 27 shows the safe operating region under specific conditions. Exceeding this safe operating range may impact the reliability and performance of the DC-DC converter.

The average load current for an application can typically be determined by examining the current profile during the time the device is powered. For example, an application that is continuously powered which spends 99% of the time asleep consuming 2  $\mu$ A and 1% of the time active and consuming 10 mA has an average lifetime load current of about 102  $\mu$ A.




Figure 4.1. Lifetime average load current limit vs. Maximum input voltage

The minimum input voltage for the DC-DC in EM0/EM1 mode is a function of the maximum load current, and the peak current setting. Figure 4.2 Transient maximum load current vs. Minimum input voltage on page 27 shows the max load current vs. input voltage for different DC-DC peak inductor current settings.




Figure 4.2. Transient maximum load current vs. Minimum input voltage

# 4.5 Boost-Mode DC-DC Converter

Test conditions:  $L_{DCDC}$  = 2.2  $\mu$ H,  $C_{DCDC}$  = 10  $\mu$ F,  $V_{VBAT}$  = 1.5 V,  $V_{OUT}$  = 1.8 V, IPKVAL in EM0/1 modes is set to 180 mA, and in EM2/3 modes is set to 150 mA, unless otherwise indicated.

Table 4.4. Boost-Mode DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range at VBAT pin	$V_{VBAT}$	C <sub>LOAD</sub> = 10 μF	0.8	_	1.7	V
Regulated output voltage	V <sub>OUT</sub>		_	1.8	_	V
Regulation DC accuracy	ACC <sub>DC</sub>	0.8 V ≤ V <sub>VBAT</sub> ≤ 1.7 V, Steady state in EM0/EM1 mode or EM2/EM3 mode	-2.7	_	3.5	%
Regulation total accuracy	ACC <sub>TOT</sub>	With mode transitions between EM0/EM1 and EM2/EM3 modes	-5	_	7	%
Steady-state output ripple	V <sub>R</sub>	I <sub>LOAD</sub> = 20 mA in EM0/EM1 mode	_	16	_	mVpp
DC line regulation	V <sub>REG</sub>	$I_{LOAD}$ = 25 mA in EM0/EM1 mode, 0.8 V $\leq$ V <sub>VBAT</sub> $\leq$ 1.6 V	_	17	_	mV/V
DC load regulation	I <sub>REG</sub>	Load current between 100 µA and 25 mA in EM0/EM1 mode	_	-0.35	_	mV/mA
Efficiency	EFF	Load current between 100 µA and 25 mA in EM0/EM1 mode, or between 10 µA and 5 mA in EM2/EM3 mode	_	91	_	%
Output load current <sup>1</sup>	I <sub>LOAD</sub>	EM0/EM1 mode, DCDC in regulation	_	_	25	mA
		EM2/EM3 mode, DCDC in regulation	_	_	25	mA
External load during startup <sup>2</sup>	I <sub>LOAD_START</sub>	Off-chip load applied at DVDD supply rail	_	_	0.5	mA
Nominal output capacitor	C <sub>DCDC</sub>	10 μF ± 10% X8L capacitor used for performance characterization <sup>3</sup>	7.5	10	_	μF
Nominal inductor	L <sub>DCDC</sub>	± 20% tolerance	_	2.2	_	μH
Nominal input capacitor	C <sub>IN</sub>		4.7	_	_	μF
Time to switch from EM2/3 mode to EM0/1 mode <sup>4</sup>	t <sub>MODE_</sub> SWITCH		_	16	32	μs
Input high voltage on	V <sub>IH_BOOST_EN</sub>	V <sub>BAT</sub> < 1.2 V	0.8 * V <sub>BAT</sub>	_	_	V
BOOST_EN		V <sub>BAT</sub> ≥ 1.2 V	0.7 * V <sub>BAT</sub>	_	_	V
Input low voltage on BOOST_EN	V <sub>IL_BOOST_EN</sub>		_	_	0.3 * V <sub>BAT</sub>	V
Hysteresis of input voltage on BOOST_EN	V <sub>HYST_BOOST_E</sub>		0.05 * V <sub>BAT</sub>	_	_	V
Time from BOOST_EN high to output regulation at 1.8 V	t <sub>START</sub>	With 500 μA off-chip I <sub>LOAD_START</sub> on DVDD	_	5	10	ms
Peak output voltage during startup (during t <sub>START</sub> )	V <sub>START</sub>		_	2.06	2.8	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
				· · · · · · · · · · · · · · · · · · ·		4

### Note:

- 1. I<sub>LOAD</sub> is the total current sourced by the DCDC, including on-chip and off-chip circuits powered from the DVDD supply rail.
- 2. I<sub>LOAD START</sub> is the allowable current sourced by the DCDC during startup to off-chip circuits powered from the DVDD supply rail.
- 3. Actual capacitor values can be significantly de-rated from their specified nominal value by the rated tolerance, as well as the application's AC voltage, DC bias, and temperature. The minimum capacitance counting all error sources should be no less than 6.7  $\mu$ F.
- 4. Mode switch is initiated when a wake event is recognized, and occurs in parallel to the normal system wake time. During the mode switch I<sub>LOAD</sub> should be limited to 20 mA or less.

### 4.6 Coulomb Counter Calibration Load

Table 4.5. Coulomb Counter Calibration Load

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating temperature range	T <sub>CCLOAD</sub>		-20	_	70	°C
Load current accuracy vs. production measurement <sup>1</sup>	I <sub>LOAD_ACC</sub>	CCLVL = LOAD2 (1.0 mA nominal)	-2.4	_	2.4	%
		CCLVL = LOAD7 (8.0 mA nominal)	-2.4	_	2.4	%

### Note:

Calibration load currents vary from part-to-part. The magnitude of the calibration load currents at 25 °C are measured in production on each device, and the measurement is written into DEVINFO space in the CCLOADxx locations. Accuracy is specified relative to the measured value across T<sub>CCLOAD</sub>.

# 4.7 Thermal Characteristics

# **Table 4.6. Thermal Characteristics**

Package	Board	Parameter	Symbol	Test Condition	Value	Unit
40QFN JEDEC - High Thermal Cond.	Thermal Resistance, Junction to Ambient	Θ <sub>JA</sub>	Still Air	30.0	°C/W	
	(2s2p) <sup>1</sup>	Thermal Resistance, Junction to Top Center	$\Psi_{JT}$		0.5	°C/W
		Thermal Resistance, Junction to Board	$\Psi_{JB}$		12	°C/W
32QFN (4x4mm)	JEDEC - High Thermal Cond.	Thermal Resistance, Junction to Ambient	Θ <sub>JA</sub>	Still Air	39.8	°C/W
(2s2p) <sup>2</sup>	Thermal Resistance, Junction to Top Center	$\Psi_{JT}$		0.7	°C/W	
		Thermal Resistance, Junction to Board	$\Psi_{JB}$		16.8	°C/W

- 1. Based on 4 layer PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm, per JEDEC. PCB Center Land with 9 Via to top internal plane of PCB.
- 2. Based on 4 layer PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm, per JEDEC. PCB Center Land with 4 Via to top internal plane of PCB.

# 4.8 Current Consumption

# 4.8.1 MCU current consumption using Buck DC-DC at 3.0 V VREGVDD input

Unless otherwise indicated, typical conditions are: VREGVDD = 3.0 V. AVDD = DVDD = IOVDD = RFVDD = 1.8 V from DCDC. Voltage scaling level = VSCALE1.  $T_A$  =  $25 \,^{\circ}$ C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  =  $25 \,^{\circ}$ C.

Table 4.7. MCU current consumption using Buck DC-DC at 3.0 V VREGVDD input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I <sub>ACTIVE</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running Prime from flash, VSCALE2	_	32	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running while loop from flash, VSCALE2	_	29	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running CoreMark loop from flash, VSCALE2	_	42	_	μA/MHz
		38.4 MHz crystal, CPU running Prime from flash	_	30	_	μΑ/MHz
		38.4 MHz crystal, CPU running while loop from flash	_	30	_	μΑ/MHz
	ı	38.4 MHz crystal, CPU running CoreMark loop from flash	_	43	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	25	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	27	_	μA/MHz
		16 MHz HFRCO, CPU running while loop from flash		33	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	229	_	μA/MHz
Current consumption in EM1 mode with all peripherals disabled	I <sub>EM1</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, VSCALE2		19	_	μA/MHz
		38.4 MHz crystal	_	20	_	μA/MHz
		38 MHz HFRCO	_	16	_	μA/MHz
		26 MHz HFRCO	_	18	_	μA/MHz
		16 MHz HFRCO	_	23	_	μA/MHz
		1 MHz HFRCO	_	220	_	μA/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, VSCALE0	I <sub>EM2_VS</sub>	Full RAM retention and RTC running from LFXO	_	1.6	_	μА
		Full RAM retention and RTC running from LFRCO	_	1.6	_	μА
		24 kB RAM retention and RTC running from LFXO		1.4	_	μА
		24 kB RAM retention and RTC running from LFRCO in precision mode	_	1.8	_	μА
		8 kB RAM retention and RTC running from LFXO	_	1.3	_	μА
		8 kB RAM retention and RTC running from LFRCO	_	1.3	_	μА
		8 kB RAM retention and RTC running from LFXO, Radio RAM and CPU cache not retained	_	1.1	_	μA
		8 kB RAM retention and RTC running from LFXO, CPU cache not retained	_	1.3	_	μА
		8 kB RAM retention and RTC running from LFXO, Radio RAM, CPU cache, and EM0/1 peripheral states not retained	_	1.1	_	μА
Current consumption in EM3 mode, VSCALE0	I <sub>EM3_VS</sub>	8 kB RAM retention and RTC running from ULFRCO	_	1.1	_	μA
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled <sup>1</sup>	I <sub>PD0B_VS</sub>		_	1.2	_	μА
Consumption for retained	I <sub>RAM</sub>	24 kB RAM bank	_	0.13	_	μA
RAM bank in EM2		8 kB RAM bank	_	0.043	_	μA
		32 kB RAM bank	_	0.17	_	μA

<sup>1.</sup> Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See for a list of the peripherals in each power domain.

# 4.8.2 MCU current consumption using Boost DC-DC at 1.5 V VBAT input

Unless otherwise indicated, typical conditions are: VBAT = 1.5 V. AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V from DC-DC. Voltage scaling level = VSCALE1.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

Table 4.8. MCU current consumption using Boost DC-DC at 1.5 V VBAT input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I <sub>ACTIVE</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running Prime from flash, VSCALE2	_	65	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running while loop from flash, VSCALE2	_	59	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running CoreMark loop from flash, VSCALE2	_	86	_	μA/MHz
		38.4 MHz crystal, CPU running Prime from flash	_	61	_	μΑ/MHz
		38.4 MHz crystal, CPU running while loop from flash	_	60	_	μΑ/MHz
		38.4 MHz crystal, CPU running CoreMark loop from flash	_	86	_	μΑ/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	50	_	μΑ/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	55	_	μΑ/MHz
		16 MHz HFRCO, CPU running while loop from flash	_	65	_	μΑ/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	447	_	μΑ/MHz
Current consumption in EM1 mode with all peripherals disabled	I <sub>ЕМ1</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, VSCALE2	1	38	_	μA/MHz
		38.4 MHz crystal	_	41	_	μA/MHz
		38 MHz HFRCO	_	31	_	μA/MHz
		26 MHz HFRCO	_	35	_	μA/MHz
		16 MHz HFRCO	_	46	_	μA/MHz
		1 MHz HFRCO	_	428	_	μΑ/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, VSCALE0	I <sub>EM2_VS</sub>	Full RAM retention and RTC running from LFXO	_	3.1	_	μA
		Full RAM retention and RTC running from LFRCO	<del>_</del>	3.1	_	μА
		24 kB RAM retention and RTC running from LFXO	_	2.6	_	μА
		24 kB RAM retention and RTC running from LFRCO in precision mode	_	3.5	_	μА
		8 kB RAM retention and RTC running from LFXO	<u>—</u>	2.5	_	μA
		8 kB RAM retention and RTC running from LFRCO	_	2.5	_	μА
		8 kB RAM retention and RTC run- ning from LFXO, Radio RAM and CPU cache not retained	_	2.1	_	μА
		8 kB RAM retention and RTC running from LFXO, CPU cache not retained	_	2.4	_	μА
		8 kB RAM retention and RTC running from LFXO, Radio RAM, CPU cache, and EM0/1 peripheral states not retained	_	2.1	_	μА
Current consumption in EM3 mode, VSCALE0	I <sub>EM3_VS</sub>	8 kB RAM retention and RTC run- ning from ULFRCO	_	2.2	_	μА
Current with Boost DCDC shut down (BOOST_EN = 0)	I <sub>SHDN</sub>	IOVDD, AVDD, RFVDD, and PAVDD connected to DVDD (unpowered)	_	10.4	20	nA
		IOVDD powered. AVDD, RFVDD, and PAVDD connected to DVDD (unpowered)	_	31.3	50	nA
Current consumption during reset	I <sub>RST</sub>	Hard pin reset held, BOOST_EN = 1 (DCDC running)	_	629	_	μА
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled <sup>1</sup>	I <sub>PD0B_VS</sub>		_	2.3	_	μА
Consumption for retained	I <sub>RAM</sub>	24 kB RAM bank	_	0.26	_	μA
RAM bank in EM2		8 kB RAM bank	_	0.086	_	μA
		32 kB RAM bank	_	0.34	_	μA

# Note:

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See for a list of the peripherals in each power domain.

# 4.8.3 MCU current consumption at 3.0 V

Unless otherwise indicated, typical conditions are: AVDD = DVDD = IOVDD = RFVDD = PAVDD = VREGVDD = 3.0 V. DC-DC not used. Voltage scaling level = VSCALE1.  $T_A$  =  $25 \,^{\circ}$ C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  =  $25 \,^{\circ}$ C.

Table 4.9. MCU current consumption at 3.0 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I <sub>ACTIVE</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running Prime from flash, VSCALE2	_	46	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running while loop from flash, VSCALE2	_	42	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running CoreMark loop from flash, VSCALE2	_	62	_	µA/MHz
		38.4 MHz crystal, CPU running Prime from flash	_	44	_	μA/MHz
		38.4 MHz crystal, CPU running while loop from flash	_	44	_	μA/MHz
		38.4 MHz crystal, CPU running CoreMark loop from flash	_	62	_	μΑ/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	36	65	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	39	_	μΑ/MHz
		16 MHz HFRCO, CPU running while loop from flash	_	47	_	μΑ/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	305	925	μA/MHz
Current consumption in EM1 mode with all peripherals disabled	I <sub>EM1</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, VSCALE2	_	27	_	μΑ/MHz
		38.4 MHz crystal	_	30	_	µA/MHz
		38 MHz HFRCO	_	22	50	µA/MHz
		26 MHz HFRCO		25	_	μA/MHz
		16 MHz HFRCO	_	33	_	µA/MHz
		1 MHz HFRCO	_	290	910	μΑ/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, VSCALE0	I <sub>EM2_VS</sub>	Full RAM retention and RTC running from LFXO	_	2.2	_	μA
		Full RAM retention and RTC running from LFRCO	_	2.3	5.8	μA
		24 kB RAM retention and RTC running from LFXO	_	1.9	_	μA
		24 kB RAM retention and RTC running from LFRCO in precision mode	_	2.5	_	μА
		8 kB RAM retention and RTC running from LFXO	_	1.7	_	μA
		8 kB RAM retention and RTC running from LFRCO	_	1.8	_	μA
		8 kB RAM retention and RTC running from LFXO, Radio RAM and CPU cache not retained	_	1.5	_	μА
		8 kB RAM retention and RTC running from LFXO, CPU cache not retained	_	1.7	_	μА
		8 kB RAM retention and RTC running from LFXO, Radio RAM, CPU cache, and EM0/1 peripheral states not retained	_	1.4	_	μА
Current consumption in EM3 mode, VSCALE0	I <sub>EM3_VS</sub>	8 kB RAM retention and RTC running from ULFRCO	_	1.5	3.9	μA
Current consumption in EM4	I <sub>EM4</sub>	No BURTC, no LF oscillator	_	0.18	0.4	μA
mode		BURTC with LFXO	_	0.51	_	μA
		ETAMPDET active <sup>1</sup>	_	0.42	_	μA
Current consumption during reset	I <sub>RST</sub>	Hard pin reset held	_	530	_	μА
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled <sup>2</sup>	I <sub>PD0B_VS</sub>		_	1.7	_	μА
Consumption for retained	I <sub>RAM</sub>	24 kB RAM bank	_	0.21	_	μΑ
RAM bank in EM2		8 kB RAM bank	_	0.071	_	μA
		32 kB RAM bank	_	0.29	_	μA

- 1. ETAMPDET operating from ULFRCO divided down to 100 Hz, with 1 nF load capacitance to ground.
- 2. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See for a list of the peripherals in each power domain.

### 4.8.4 MCU current consumption at 1.8 V

Unless otherwise indicated, typical conditions are: AVDD = DVDD = IOVDD = RFVDD = PAVDD = VREGVDD = 1.8 V. DC-DC not used. Voltage scaling level = VSCALE1.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

Table 4.10. MCU current consumption at 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I <sub>ACTIVE</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running Prime from flash, VSCALE2	_	46	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running while loop from flash, VSCALE2	_	42	_	μA/MHz
		76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, CPU running CoreMark loop from flash, VSCALE2	_	62	_	μA/MHz
		38.4 MHz crystal, CPU running Prime from flash	_	45	_	μA/MHz
		38.4 MHz crystal, CPU running while loop from flash	_	44	_	μΑ/MHz
		38.4 MHz crystal, CPU running CoreMark loop from flash	_	63	_	μΑ/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	36	_	μΑ/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	39	_	μA/MHz
		16 MHz HFRCO, CPU running while loop from flash	_	46	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	320	_	μA/MHz
Current consumption in EM1 mode with all peripherals disabled	I <sub>EM1</sub>	76.8 MHz HFRCO w/ DPLL referenced to 38.4 MHz crystal, VSCALE2	_	28	_	μΑ/MHz
		38.4 MHz crystal	_	30	_	µA/MHz
		38 MHz HFRCO	_	22	_	µA/MHz
		26 MHz HFRCO	_	25	_	μA/MHz
		16 MHz HFRCO	_	33	_	µA/MHz
		1 MHz HFRCO	_	306	_	μΑ/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, VSCALE0	I <sub>EM2_VS</sub>	Full RAM retention and RTC running from LFXO	_	2.2	_	μA
		Full RAM retention and RTC running from LFRCO		2.2	_	μA
		24 kB RAM retention and RTC running from LFXO	_	1.8	_	μA
		24 kB RAM retention and RTC running from LFRCO in precision mode	_	2.4	_	μА
		8 kB RAM retention and RTC running from LFXO	_	1.7	_	μA
		8 kB RAM retention and RTC running from LFRCO	_	1.7	_	μA
		8 kB RAM retention and RTC running from LFXO, Radio RAM and CPU cache not retained	_	1.4	_	μА
		8 kB RAM retention and RTC running from LFXO, CPU cache not retained	_	1.7	_	μА
		8 kB RAM retention and RTC running from LFXO, Radio RAM, CPU cache, and EM0/1 peripheral states not retained	_	1.4	_	μА
Current consumption in EM3 mode, VSCALE0	I <sub>EM3_VS</sub>	8 kB RAM retention and RTC running from ULFRCO	_	1.5	_	μA
Current consumption in EM4	I <sub>EM4</sub>	No BURTC, no LF oscillator	_	0.14	_	μA
mode		BURTC with LFXO	_	0.43	_	μA
Current consumption during reset	I <sub>RST</sub>	Hard pin reset held	_	443	_	μA
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled <sup>1</sup>	I <sub>PD0B_VS</sub>		_	1.7	_	μА
Consumption for retained	I <sub>RAM</sub>	24 kB RAM bank	_	0.21	_	μA
RAM bank in EM2		8 kB RAM bank		0.071		μA
		32 kB RAM bank		0.29	_	μA

<sup>1.</sup> Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See for a list of the peripherals in each power domain.

### 4.8.5 Radio current consumption at 3.0V using Buck-mode DCDC

RF current consumption measured with RHCLK = 38.4 MHz, and all MCU peripherals disabled. Unless otherwise indicated, typical conditions are: VREGVDD = 3.0 V. AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

Table 4.11. Radio current consumption at 3.0V using Buck-mode DCDC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in receive mode, active packet reception	I <sub>RX_ACTIVE</sub>	125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	3.8	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	4.0	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.2	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	3.8	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	4.1	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.3	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	3.6	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	3.8	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.0	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	4.0	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	4.3	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.5	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	4.0	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1	_	4.2	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE2, EM1	_	4.4	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in receive mode, listening for packet	I <sub>RX_LISTEN</sub>	125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	3.8	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	4.0	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.2	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	3.8	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	4.0	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.2	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	3.6	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	3.9	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.0	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	4.1	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	4.3	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	4.5	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	4.3	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1	_	4.5	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE2, EM1	_	4.7	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in transmit mode	I <sub>TX</sub>	f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power, VSCALE1, EM1P (Radio clocks only)	ı	4.1	_	mA
		f = 2.4 GHz, CW, High-power PA, 0 dBm output power, VSCALE1, EM1P (Radio clocks only)	1	5.8	_	mA
		f = 2.4 GHz, CW, High-power PA, 4 dBm output power, VSCALE1, EM1P (Radio clocks only)		7.6	_	mA
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power, VSCALE1, EM1P (Radio clocks only)		9.2	_	mA
		f = 2.4 GHz, CW, High-power PA, 8 dBm output power, VSCALE1, EM1P (Radio clocks only)	_	11.3	_	mA
		f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power, VSCALE1, EM1	_	4.3	_	mA
		f = 2.4 GHz, CW, High-power PA, 0 dBm output power, VSCALE1, EM1	_	6.1	_	mA
		f = 2.4 GHz, CW, High-power PA, 4 dBm output power, VSCALE1, EM1	_	7.9	_	mA
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power, VSCALE1, EM1	_	9.4	_	mA
		f = 2.4 GHz, CW, High-power PA, 8 dBm output power, VSCALE1, EM1	_	11.5	_	mA
		f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power, VSCALE2, EM1	_	4.5	_	mA
		f = 2.4 GHz, CW, High-power PA, 0 dBm output power, VSCALE2, EM1	_	6.2	_	mA
		f = 2.4 GHz, CW, High-power PA, 4 dBm output power, VSCALE2, EM1	_	8.0	_	mA
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power, VSCALE2, EM1	_	9.6	_	mA
		f = 2.4 GHz, CW, High-power PA, 8 dBm output power, VSCALE2, EM1	_	11.7	_	mA

### 4.8.6 Radio current consumption at 1.5V using Boost-mode DCDC

RF current consumption measured with RHCLK = 38.4 MHz, and all MCU peripherals disabled. Unless otherwise indicated, typical conditions are: VBAT = 1.5 V. AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

Table 4.12. Radio current consumption at 1.5V using Boost-mode DCDC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in receive mode, active packet reception	I <sub>RX_ACTIVE</sub>	125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	7.9	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.4	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	8.8	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	8.0	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.5	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	8.9	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	7.5	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.0	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	8.4	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	8.4	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.9	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	9.4	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	8.4	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1	_	8.9	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE2, EM1		9.3	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in receive mode, listening for packet	I <sub>RX_LISTEN</sub>	125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	7.9	_	mA
		125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.4	_	mA
	125 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1		_	8.8	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	8.0	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.4	_	mA
		500 kbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	8.8	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	7.6	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	8.1	_	mA
		1 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	8.5	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	8.6	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE1, EM1	_	9.1	_	mA
		2 Mbit/s, 2GFSK, f = 2.4 GHz, VSCALE2, EM1	_	9.6	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1P (Radio clocks only)	_	9.0	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE1, EM1	_	9.5	_	mA
		802.15.4 receiving frame, f = 2.4 GHz, VSCALE2, EM1	_	9.9	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Current consumption in transmit mode	I <sub>TX</sub>	f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power, VSCALE1, EM1P (Radio clocks only)	_	8.2	_	mA	
		f = 2.4 GHz, CW, High-power PA, 0 dBm output power, VSCALE1, EM1P (Radio clocks only)	_	12.2	_	mA	
			f = 2.4 GHz, CW, High-power PA, 4 dBm output power, VSCALE1, EM1P (Radio clocks only)	_	15.9	_	mA
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power, VSCALE1, EM1P (Radio clocks only)	_	19.2	_	mA	
		f = 2.4 GHz, CW, High-power PA, 8 dBm output power, VSCALE1, EM1P (Radio clocks only)	_	23.4	_	mA	
		f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power, VSCALE1, EM1	_	8.7	_	mA	
		f = 2.4 GHz, CW, High-power PA, 0 dBm output power, VSCALE1, EM1	_	12.7	_	mA	
		f = 2.4 GHz, CW, High-power PA, 4 dBm output power, VSCALE1, EM1	_	16.4	_	mA	
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power, VSCALE1, EM1	_	19.6	_	mA	
		f = 2.4 GHz, CW, High-power PA, 8 dBm output power, VSCALE1, EM1	_	23.7	_	mA	
		f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power, VSCALE2, EM1	_	9.0	_	mA	
		f = 2.4 GHz, CW, High-power PA, 0 dBm output power, VSCALE2, EM1	_	12.9	_	mA	
		f = 2.4 GHz, CW, High-power PA, 4 dBm output power, VSCALE2, EM1	_	16.6	_	mA	
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power, VSCALE2, EM1	_	19.9	_	mA	
			f = 2.4 GHz, CW, High-power PA, 8 dBm output power, VSCALE2, EM1	_	24.1	_	mA

# 4.9 Flash Characteristics

Table 4.13. Flash Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash Supply voltage during write or erase	V <sub>FLASH</sub>		1.71	_	3.8	V
Flash erase cycles before failure <sup>1</sup>	EC <sub>FLASH</sub>		10,000	_	_	cycles
Flash data retention <sup>1</sup>	RET <sub>FLASH</sub>		10	_	_	years
Program Time	t <sub>PROG</sub>	one word (32-bits)	40	44	48	uSec
		average per word over 128 words	10	11	12	uSec
Page Erase Time	t <sub>PERASE</sub>		11	13	15	ms
Mass Erase Time	t <sub>MERASE</sub>	Erases all of User Code area	62	77	87	ms
Program Current	I <sub>WRITE</sub>	T <sub>A</sub> = 25 °C	_	_	2.5	mA
Page Erase Current	I <sub>ERASE</sub>	T <sub>A</sub> = 25 °C	_	_	1.7	mA
Mass Erase Current	I <sub>MERASE</sub>	T <sub>A</sub> = 25 °C	_	_	1.8	mA

<sup>1.</sup> Flash data retention information is published in the Quarterly Quality and Reliability Report.

### 4.10 Energy Mode Wake-up and Entry Times

Unless otherwise specified, these times are measured using the HFRCO at 19 MHz.

Table 4.14. Energy Mode Wake-up and Entry Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wake-up Time from EM1	t <sub>EM1_WU</sub>	Code execution from flash	_	3	_	HCLKs
		Code execution from RAM	_	1.44	_	μs
Wake-up Time from EM2	t <sub>EM2_WU</sub>	Code execution from flash, No Voltage Scaling	_	13.1	_	μs
		Code execution from RAM, No Voltage Scaling	_	5.2	_	μs
		Voltage scaling up one level <sup>1</sup>	_	37.7	_	μs
		Voltage scaling up two levels <sup>2</sup>	_	50.2	_	μs
Wake-up Time from EM3	t <sub>EM3_WU</sub>	Code execution from flash, No Voltage Scaling	_	13.1	_	μs
		Code execution from RAM, No Voltage Scaling	_	5.2	_	μs
		Voltage scaling up one level <sup>1</sup>	_	37.7	_	μs
		Voltage scaling up two levels <sup>2</sup>	_	50.2	_	μs
Wake-up Time from EM4	t <sub>EM4_WU</sub>	Code execution from flash	_	10.4	_	ms
Entry time to EM1	t <sub>EM1_ENT</sub>	Code execution from flash	_	1.27	_	μs
Entry time to EM2	t <sub>EM2_ENT</sub>	Code execution from flash	_	5.5	_	μs
Entry time to EM3	t <sub>EM3_ENT</sub>	Code execution from flash	_	5.5	_	μs
Entry time to EM4	t <sub>EM4_ENT</sub>	Code execution from flash	_	10.8	_	μs
Voltage scaling time in EM0 <sup>3</sup>	t <sub>SCALE</sub>	Up from VSCALE1 to VSCALE2	_	32	_	μs
		Down from VSCALE2 to VSCALE1	_	172	_	μs

- 1. Voltage scaling one level is between VSCALE0 and VSCALE1 or between VSCALE1 and VSCALE2.
- 2. Voltage scaling two levels is between VSCALE0 and VSCALE2.
- 3. During voltage scaling in EM0, RAM is inaccessible and processor will be halted until complete.

#### 4.11 Boot Timing

Secure boot impacts the recovery time from all sources of device reset. In addition to the root code authentication process, which cannot be disabled or bypassed, the root code can authenticate a bootloader, and the bootloader can authenticate the application. In projects that include only an application and no bootloader, the root code can authenticate the application directly. The duration of each authentication operation depends on two factors: the computation of the associated image hash, which is proportional to the size of the image, and the verification of the image signature, which is independent of image size.

The duration for the root code to authenticate the bootloader will depend on the SE firmware version as well as on the size of the bootloader.

The duration for the bootloader to authenticate the application can depend on the size of the application.

The configurations below assume that the associated bootloader and application code images do not contain a bootloader certificate or an application certificate. Authenticating a bootloader certificate or an application certificate will extend the boot time by an additional 6 to 7 ms.

The table below provides the durations from the termination of reset until the completion of the secure boot process (start of main() function in the application image) under various conditions.

#### Conditions:

VSE firmware version: 2.2.1
Gecko Bootloader size: 13.3 kB

Timing is expected to be similar for subsequent VSE firmware versions. Refer to VSE firmware release notes for any significant changes.

Table 4.15. Boot Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Boot time <sup>1</sup>	t <sub>BOOT</sub>	Secure boot application check disabled, no bootloader	_	16.0	_	ms
		Secure boot application check disabled, second stage bootloader check enabled <sup>2</sup> , 50 kB application size	_	22.3	_	ms
		Secure boot application check en- abled, second stage bootloader check enabled <sup>2</sup> , 50 kB application size	_	47.9	_	ms
		Secure boot application check enabled, second stage bootloader check enabled <sup>2</sup> , 150 kB application size	_	53.4	_	ms
		Secure boot application check enabled, second stage bootloader check enabled <sup>2</sup> , 350 kB application size	_	64.5	_	ms

- 1. Excludes boost DCDC startup time.
- 2. Timing is measured with the specified bootloader size. Actual bootloader size will impact the boot timing slightly, with a similar µs / kB ratio as application size.

# 4.12 RFSENSE Low-energy Wake-on-RF

Table 4.16. RFSENSE Low-energy Wake-on-RF

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Average current	I <sub>RFSENSE</sub>	RF energy below wake threshold	_	138	_	nA
		Selective mode, RF energy above threshold but no OOK sync detected	_	131	_	nA
RF level above which RFSENSE will detect signal <sup>1</sup>	THRES <sub>TRIG</sub>	Threshold set to -34 dBm	-28	_	_	dBm
		Threshold set to -22 dBm	-19	_	_	dBm
RF level below which	THRES <sub>NOTRIG</sub>	Threshold set to -34 dBm	_	_	-40	dBm
RFSENSE will not detect sig- nal <sup>1</sup>		Threshold set to -22 dBm	_	_	-26	dBm
Sensitivity in selective OOK mode <sup>1</sup>	SENS <sub>OOK</sub>	Sensitivity for > 90% probability of OOK detection <sup>2</sup> , threshold set to -34 dBm	-28	_	_	dBm
		Sensitivity for > 90% probability of OOK detection <sup>2</sup> , threshold set to -22 dBm	-19	_	_	dBm

- 1. Values collected with conducted measurements performed at the end of the matching network.
- 2. Selective wake signal is 1 kHz OOK Manchester-coded, 8 bits of preamble, 32-bit sync word.

### 4.13 2.4 GHz RF Transceiver Characteristics

#### 4.13.1 RF Transmitter Characteristics

### 4.13.1.1 RF Transmitter General Characteristics for the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.17. RF Transmitter General Characteristics for the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		2400	_	2483.5	MHz
Radio-only current consumption while transmitting <sup>1</sup>	I <sub>TX_RADIO</sub>	f = 2.4 GHz, CW, 0 dBm PA, 0 dBm output power	_	4.16	_	mA
		f = 2.4 GHz, CW, High-power PA, 6 dBm output power	_	8.73	_	mA
		f = 2.4 GHz, CW, High-Power PA, 8 dBm output power	_	11.39	_	mA
Maximum TX power <sup>2</sup>	POUT <sub>MAX</sub>	High-power PA	_	8.28	_	dBm
		0 dBm PA	_	0	_	dBm
Minimum active TX power	POUT <sub>MIN</sub>	High-power PA	_	-31.58	_	dBm
		0 dBm PA	_	-29.32	_	dBm
Output power variation vs supply voltage variation, fre- quency = 2450 MHz	POUT <sub>VAR_V</sub>	8 dBm PA output power, using DCDC with VREGVDD swept from 1.8 to 3.0 V	_	0.01	_	dB
		0 dBm PA output power, using DCDC with VREGVDD swept from 1.8 to 3.0 V	_	0.01	_	dB
Output power variation vs temperature, Frequency =	POUT <sub>VAR_T</sub>	High-power PA at 8 dBm, (-40 to +125 °C)	_	1.09	_	dB
2450 MHz		0 dBm PA at 0 dBm, (-40 to +125 °C)	_	1.51	_	dB
Output power variation vs RF	POUT <sub>VAR_F</sub>	High-power PA, 8 dBm	_	0.13	_	dB
frequency		0 dBm PA, 0 dBm	_	0.24	_	dB
Spurious emissions of harmonics in restricted bands per FCC Part 15.205/15.209	SPUR <sub>HRM_FCC_</sub>	Continuous transmission of CW carrier, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz.	_	-47	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions out-of- band (above 2.483 GHz or below 2.4 GHz) in restricted bands, per FCC part 15.205/15.209	SPUR <sub>OOB_FCC_</sub> R	Restricted bands 30-88 MHz, Continuous transmission of CW carrier, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-47	_	dBm
13.203/13.203		Restricted bands 88 - 216 MHz, Continuous transmission of CW carrier, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-47	_	dBm
		Restricted bands 216 - 960 MHz, Continuous transmission of CW carrier, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-47	_	dBm
		Restricted bands > 960 MHz, Continuous transmission of CW carrier, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-47	_	dBm
Spurious emissions out-of- band in non-restricted bands per FCC Part 15.247	SPUR <sub>OOB_FCC_</sub> NR	Frequencies above 2.483 GHz or below 2.4 GHz, continuous transmission CW carrier, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-26	_	dBc
Spurious emissions per ETSI EN300.440	SPUR <sub>ETSI440</sub>	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-60	_	dBm
		25-1000 MHz, excluding above frequencies. P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-42	_	dBm
		1G-14G, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-36	_	dBm
Spurious emissions out-of- band, per ETSI 300.328	SPUR <sub>ETSI328</sub>	[2400-2BW to 2400-BW], [2483.5+BW to 2483.5+2BW], P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-26	_	dBm
		47-74 MHz, 87.5-118 MHz, 174-230 MHz, 470-862 MHz, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-60	_	dBm
		30-47 MHz, 74-87.5 MHz, 118-174 MHz, 230-470 MHz, 862-1000 MHz , P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-42	_	dBm
		1G-12.75 GHz, excluding bands listed above, P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-36	_	dBm
		[2400-BW to 2400], [2483.5 to 2483.5+BW] P <sub>out</sub> = POUT <sub>MAX</sub> , Test Frequency = 2450 MHz	_	-16	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit

### Note:

- 1. Supply current to radio, supplied by buck DC-DC with 3.0 V, measured at VREGVDD.
- 2. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this data sheet can be found in the Max TX Power column of the Ordering Information Table.

### 4.13.1.2 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.18. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 1 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6 dB bandwidth	TXBW	P <sub>out</sub> = 8 dBm	_	678	_	kHz
		P <sub>out</sub> = 0 dBm	_	678	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	P <sub>out</sub> = 8 dBm, Per FCC part 15.247 at 8 dBm	_	2.0	_	dBm/ 3kHz
		P <sub>out</sub> = 0 dBm, Per FCC part 15.247 at 0 dBm	_	-6.7	_	dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz	_	7.8	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	P <sub>out</sub> = 8 dBm 99% BW at highest and lowest channels in band	_	1.02	_	MHz
		P <sub>out</sub> = 0 dBm 99% BW at highest and lowest channels in band	_	1.03	_	MHz
In-band spurious emissions, with allowed exceptions <sup>1</sup>	SPUR <sub>INB</sub>	P <sub>out</sub> = 8 dBm, Inband spurs at ± 2 MHz	_	-39.9	_	dBm
		P <sub>out</sub> = 0 dBm, Inband spurs at ± 2 MHz	_	-48.4	_	dBm
		P <sub>out</sub> = 8 dBm Inband spurs at ± 3 MHz	_	-46.0	_	dBm
		P <sub>out</sub> = 0 dBm Inband spurs at ± 3 MHz	_	-54.6	_	dBm

<sup>1.</sup> Per Bluetooth Core\_5.1, Vol.6 Part A, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.

### 4.13.1.3 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.19. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 2 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6 dB bandwidth	TXBW	P <sub>out</sub> = 8 dBm	_	1420	_	kHz
		P <sub>out</sub> = 0 dBm	_	1420	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	P <sub>out</sub> = 8 dBm, Per FCC part 15.247 at 8 dBm	_	-1.8	_	dBm/ 3kHz
		P <sub>out</sub> = 0 dBm, Per FCC part 15.247 at 0 dBm	_	-10.5	_	dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz	_	6.8	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	P <sub>out</sub> = 8 dBm 99% BW at highest and lowest channels in band	_	2.05	_	MHz
		P <sub>out</sub> = 0 dBm 99% BW at highest and lowest channels in band	_	2.05	_	MHz
In-band spurious emissions, with allowed exceptions <sup>1</sup>	SPUR <sub>INB</sub>	P <sub>out</sub> = 8 dBm, Inband spurs at ± 4 MHz	_	-39.1	_	dBm
		P <sub>out</sub> = 0 dBm, Inband spurs at ± 4 MHz	_	-47.7	_	dBm
		P <sub>out</sub> = 8 dBm Inband spurs at ± 6 MHz	_	-44.6	_	dBm
		P <sub>out</sub> = 0 dBm Inband spurs at ± 6 MHz	_	-53.2	_	dBm

<sup>1.</sup> Per Bluetooth Core\_5.1, Vol.6 Part A, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.

### 4.13.1.4 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 500 kbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.20. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 500 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6 dB bandwidth	TXBW	P <sub>out</sub> = 8 dBm	_	711	_	kHz
		P <sub>out</sub> = 0 dBm	_	711	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	P <sub>out</sub> = 8 dBm, Per FCC part 15.247 at 8 dBm	_	1.1	_	dBm/ 3kHz
		P <sub>out</sub> = 0 dBm, Per FCC part 15.247 at 0 dBm	_	-7.6	_	dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz	_	7.8	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	P <sub>out</sub> = 8 dBm 99% BW at highest and lowest channels in band	_	1.03	_	MHz
		P <sub>out</sub> = 0 dBm 99% BW at highest and lowest channels in band	_	1.03	_	MHz
In-band spurious emissions, with allowed exceptions <sup>1</sup>	SPUR <sub>INB</sub>	P <sub>out</sub> = 8 dBm, Inband spurs at ± 2 MHz	_	-39.8	_	dBm
		P <sub>out</sub> = 0 dBm, Inband spurs at ± 2 MHz	_	-48.5	_	dBm
		P <sub>out</sub> = 8 dBm Inband spurs at ± 3 MHz	_	-46.0	_	dBm
		P <sub>out</sub> = 0 dBm Inband spurs at ± 3 MHz	_	-54.6	_	dBm

<sup>1.</sup> Per Bluetooth Core\_5.1, Vol.6 Part A, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.

### 4.13.1.5 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 125 kbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.21. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 125 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6 dB bandwidth	TXBW	P <sub>out</sub> = 8 dBm	_	600	_	kHz
		P <sub>out</sub> = 0 dBm	_	600	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	P <sub>out</sub> = 8 dBm, Per FCC part 15.247 at 8 dBm	_	2.0	_	dBm/ 3kHz
		P <sub>out</sub> = 0 dBm, Per FCC part 15.247 at 0 dBm	_	-6.7	_	dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz	_	7.8	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	P <sub>out</sub> = 8 dBm 99% BW at highest and lowest channels in band	_	1.03	_	MHz
		P <sub>out</sub> = 0 dBm 99% BW at highest and lowest channels in band	_	1.03	_	MHz
In-band spurious emissions, with allowed exceptions <sup>1</sup>	SPUR <sub>INB</sub>	P <sub>out</sub> = 8 dBm, Inband spurs at ± 2 MHz	_	-39.5	_	dBm
		P <sub>out</sub> = 0 dBm, Inband spurs at ± 2 MHz	_	-47.9	_	dBm
		P <sub>out</sub> = 8 dBm Inband spurs at ± 3 MHz	_	-46.0	_	dBm
		P <sub>out</sub> = 0 dBm Inband spurs at ± 3 MHz	_	-54.6	_	dBm

<sup>1.</sup> Per Bluetooth Core\_5.1, Vol.6 Part A, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.

### 4.13.1.6 RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.22. RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Error vector magnitude per 802.15.4-2011	EVM	Average across frequency, signal is DSSS-OQPSK reference packet, P <sub>out</sub> = 8 dBm	_	3.0	_	% rms
		Average across frequency, signal is DSSS-OQPSK reference packet, P <sub>out</sub> = 0 dBm	_	3.0	_	% rms
Power spectral density limit	PSD <sub>LIMIT</sub>	Relative, at carrier ± 3.5 MHz, P <sub>out</sub> = 8 dBm	_	-51.0	_	dBc/ 100kHz
		Relative, at carrier ± 3.5 MHz, P <sub>out</sub> = 0 dBm	_	-51.8	_	dBc/ 100kHz
		Absolute, at carrier ± 3.5 MHz, P <sub>out</sub> = 8 dBm	_	-53.2	_	dBm/ 100kHz
		Absolute, at carrier ± 3.5 MHz, P <sub>out</sub> = 0 dBm	_	-62.8	_	dBm/ 100kHz
		Per FCC part 15.247, P <sub>out</sub> = 8 dBm	_	-2.3	_	dBm/ 3kHz
		Per FCC part 15.247, P <sub>out</sub> = 0 dBm	_	-11.0	_	dBm/ 3kHz
		ETSI 300.328 P <sub>out</sub> = 8 dBm	_	6.0	_	dBm
		ETSI 300.328 P <sub>out</sub> = 0 dbm	_	-2.7	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	99% BW at highest and lowest channels in band, P <sub>out</sub> = 8 dBm	_	2.22	_	MHz
		99% BW at highest and lowest channels in band, P <sub>out</sub> = 0 dBm	_	2.22	_	MHz

### 4.13.2 RF Receiver Characteristics

#### 4.13.2.1 RF Receiver General Characteristics for the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.23. RF Receiver General Characteristics for the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		2400	_	2483.5	MHz
Radio-only current consumption in receive mode <sup>1</sup>	I <sub>RX_RADIO</sub>		_	2.46	_	mA
Receive mode maximum spurious emission	SPUR <sub>RX</sub>	30 MHz to 1 GHz	_	-63	_	dBm
		1 GHz to 12 GHz	_	-53	_	dBm
Max spurious emissions during active receive mode, per	SPUR <sub>RX_FCC</sub>	216 MHz to 960 MHz, conducted measurement	_	-47	_	dBm
FCC Part 15.109(a)		Above 960 MHz, conducted measurement.	_	-47	_	dBm
2GFSK Sensitivity	SENS <sub>2GFSK</sub>	2 Mbps 2GFSK signal, 1% PER	_	-93.5	_	dBm
		250 kbps 2GFSK signal, 0.1% BER	_	-105	_	dBm

<sup>1.</sup> Supply current to radio, supplied by DC-DC with 3.0 V, measured at VREGVDD.

# 4.13.2.2 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz, Packet length is 255 bytes.

Table 4.24. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 1 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Rx Max Strong Signal Input Level for 0.1% BER	RX <sub>SAT</sub>	Signal is reference signal <sup>1</sup>	_	10	_	dBm
Sensitivity	SENS	Signal is reference signal, 37 byte payload <sup>2</sup>	_	-99.2	_	dBm
		Signal is reference signal, 255 byte payload <sup>1</sup>	<del>_</del>	-97.7	_	dBm
		With non-ideal signals <sup>3</sup> <sup>1</sup>	_	-97.1	_	dBm
Signal to co-channel interferer	C/I <sub>CC</sub>	(see notes) <sup>1 4</sup>	<u>—</u>	8.4	_	dB
N ± 1 Adjacent channel selectivity	C/I <sub>1</sub>	Interferer is reference signal at +1 MHz offset <sup>1 5 4 6</sup>	_	-6.7	_	dB
		Interferer is reference signal at -1 MHz offset <sup>1 5 4 6</sup>	_	-6.5	_	dB
N ± 2 Alternate channel selectivity	C/I <sub>2</sub>	Interferer is reference signal at +2 MHz offset <sup>1 5 4 6</sup>	_	-40.8	_	dB
		Interferer is reference signal at -2 MHz offset <sup>1 5 4 6</sup>	_	-40.2	_	dB
N ± 3 Alternate channel selectivity	C/I <sub>3</sub>	Interferer is reference signal at +3 MHz offset <sup>1 5 4 6</sup>	_	-46.5	_	dB
		Interferer is reference signal at -3 MHz offset <sup>1 5 4 6</sup>	_	-46.7	_	dB
Selectivity to image frequency	C/I <sub>IM</sub>	Interferer is reference signal at image frequency with 1 MHz precision <sup>1 6</sup>	_	-23.7	_	dB
Selectivity to image frequency ± 1 MHz	C/I <sub>IM_1</sub>	Interferer is reference signal at image frequency +1 MHz with 1 MHz precision <sup>1 6</sup>	_	-40.8	_	dB
		Interferer is reference signal at image frequency -1 MHz with 1 MHz precision 1 6	_	-6.7	_	dB
Intermodulation performance	IM	n = 3 (see note <sup>7</sup> )	_	-19.0	_	dBm

- 1.0.017% Bit Error Rate.
- 2.0.1% Bit Error Rate.
- 3. With non-ideal signals as specified in Bluetooth Test Specification RF-PHY.TS.5.0.1 section 4.7.1
- 4. Desired signal -67 dBm.
- 5. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz.
- 6. With allowed exceptions.
- 7. As specified in Bluetooth Core specification version 5.1, Vol 6, Part A, Section 4.4

# 4.13.2.3 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz, Packet length is 255 bytes.

Table 4.25. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 2 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Rx Max Strong Signal Input Level for 0.1% BER	RX <sub>SAT</sub>	Signal is reference signal <sup>1</sup>	_	10	_	dBm
Sensitivity	SENS	Signal is reference signal, 37 byte payload <sup>2</sup>	_	-96.3	_	dBm
		Signal is reference signal, 255 byte payload <sup>1</sup>	_	-94.7	_	dBm
		With non-ideal signals <sup>3</sup> <sup>1</sup>	_	-94.5	_	dBm
Signal to co-channel interferer	C/I <sub>CC</sub>	(see notes) <sup>1 4</sup>	<del>_</del>	8.6	_	dB
N ± 1 Adjacent channel selectivity	C/I <sub>1</sub>	Interferer is reference signal at +2 MHz offset <sup>1 5 4 6</sup>	_	-6.3	_	dB
		Interferer is reference signal at -2 MHz offset <sup>1 5 4 6</sup>	_	-7.3	_	dB
N ± 2 Alternate channel selectivity	C/I <sub>2</sub>	Interferer is reference signal at +4 MHz offset <sup>1 5 4 6</sup>	_	-42.5	_	dB
		Interferer is reference signal at -4 MHz offset <sup>1 5 4 6</sup>	_	-45.5	_	dB
N ± 3 Alternate channel selectivity	C/I <sub>3</sub>	Interferer is reference signal at +6 MHz offset <sup>1 5 4 6</sup>	_	-49.2	_	dB
		Interferer is reference signal at -6 MHz offset <sup>1 5 4 6</sup>	_	-51.1	_	dB
Selectivity to image frequency	C/I <sub>IM</sub>	Interferer is reference signal at image frequency with 1 MHz precision <sup>16</sup>	_	-23.1	_	dB
Selectivity to image frequency ± 2 MHz	C/I <sub>IM_1</sub>	Interferer is reference signal at image frequency +2 MHz with 1 MHz precision <sup>1 6</sup>	_	-42.5	_	dB
		Interferer is reference signal at image frequency -2 MHz with 1 MHz precision 1 6	_	-6.3	_	dB
Intermodulation performance	IM	n = 3 (see note <sup>7</sup> )	_	-18.4	_	dBm

- 1.0.017% Bit Error Rate.
- 2.0.1% Bit Error Rate.
- 3. With non-ideal signals as specified in Bluetooth Test Specification RF-PHY.TS.5.0.1 section 4.7.1
- 4. Desired signal -67 dBm.
- 5. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz.
- 6. With allowed exceptions.
- 7. As specified in Bluetooth Core specification version 5.1, Vol 6, Part A, Section 4.4

### 4.13.2.4 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 500 kbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz, Packet length is 255 bytes.

Table 4.26. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 500 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Rx Max Strong Signal Input Level for 0.1% BER	RX <sub>SAT</sub>	Signal is reference signal <sup>1</sup>	_	10	_	dBm
Sensitivity	SENS	Signal is reference signal, 37 byte payload <sup>2</sup>	_	-102.7	_	dBm
		Signal is reference signal, 255 byte payload <sup>1</sup>	_	-101.4	_	dBm
		With non-ideal signals <sup>3</sup> 1	_	-100.3	_	dBm
Signal to co-channel interferer	C/I <sub>CC</sub>	(see notes) <sup>1 4</sup>	_	2.5	_	dB
N ± 1 Adjacent channel selectivity	C/I <sub>1</sub>	Interferer is reference signal at +1 MHz offset <sup>1 5 4 6</sup>	_	-7.8	_	dB
		Interferer is reference signal at -1 MHz offset <sup>1 5 4 6</sup>	_	-7.9	_	dB
N ± 2 Alternate channel selectivity	C/I <sub>2</sub>	Interferer is reference signal at +2 MHz offset <sup>1 5 4 6</sup>	_	-46.6	_	dB
		Interferer is reference signal at -2 MHz offset <sup>1 5 4 6</sup>	_	-50.6	_	dB
N ± 3 Alternate channel selectivity	C/I <sub>3</sub>	Interferer is reference signal at +3 MHz offset <sup>1 5 4 6</sup>	_	-48.5	_	dB
		Interferer is reference signal at -3 MHz offset <sup>1 5 4 6</sup>	_	-54.1	_	dB
Selectivity to image frequency	C/I <sub>IM</sub>	Interferer is reference signal at image frequency with 1 MHz precision <sup>16</sup>	_	-48.2	_	dB
Selectivity to image frequency ± 1 MHz	C/I <sub>IM_1</sub>	Interferer is reference signal at image frequency +1 MHz with 1 MHz precision <sup>1 6</sup>	_	-48.5	_	dB
		Interferer is reference signal at image frequency -1 MHz with 1 MHz precision 1 6	_	-46.6	_	dB

- 1.0.017% Bit Error Rate.
- 2.0.1% Bit Error Rate.
- 3. With non-ideal signals as specified in Bluetooth Test Specification RF-PHY.TS.5.0.1 section 4.7.1
- 4. Desired signal -72 dBm.
- 5. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz.
- 6. With allowed exceptions.

### 4.13.2.5 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 125 kbps Data Rate

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz, Packet length is 255 bytes.

Table 4.27. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band 125 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Rx Max Strong Signal Input Level for 0.1% BER	RX <sub>SAT</sub>	Signal is reference signal <sup>1</sup>	_	10	_	dBm
Sensitivity	SENS	Signal is reference signal, 37 byte payload <sup>2</sup>	_	-106.9	_	dBm
		Signal is reference signal, 255 byte payload <sup>1</sup>	_	-106.5	_	dBm
		With non-ideal signals <sup>3</sup> <sup>1</sup>	_	-106.1	_	dBm
Signal to co-channel interferer	C/I <sub>CC</sub>	(see notes) <sup>1 4</sup>	_	0.80	_	dB
N ± 1 Adjacent channel selectivity	C/I <sub>1</sub>	Interferer is reference signal at +1 MHz offset <sup>1 5 4 6</sup>	_	-13.4	_	dB
		Interferer is reference signal at -1 MHz offset <sup>1 5 4 6</sup>	_	-13.3	_	dB
N ± 2 Alternate channel selectivity	C/I <sub>2</sub>	Interferer is reference signal at +2 MHz offset <sup>1 5 4 6</sup>	_	-52.1	_	dB
		Interferer is reference signal at -2 MHz offset <sup>1 5 4 6</sup>	_	-55.9	_	dB
N ± 3 Alternate channel selectivity	C/I <sub>3</sub>	Interferer is reference signal at +3 MHz offset <sup>1 5 4 6</sup>	_	-52.3	_	dB
		Interferer is reference signal at -3 MHz offset <sup>1 5 4 6</sup>	_	-60.2	_	dB
Selectivity to image frequency	C/I <sub>IM</sub>	Interferer is reference signal at image frequency with 1 MHz precision 1 6	_	-51.4	_	dB
Selectivity to image frequency ± 1 MHz	C/I <sub>IM_1</sub>	Interferer is reference signal at image frequency +1 MHz with 1 MHz precision <sup>1 6</sup>	_	-52.3	_	dB
		Interferer is reference signal at image frequency -1 MHz with 1 MHz precision <sup>1 6</sup>	_	-52.1	_	dB

- 1.0.017% Bit Error Rate.
- 2.0.1% Bit Error Rate.
- 3. With non-ideal signals as specified in Bluetooth Test Specification RF-PHY.TS.5.0.1 section 4.7.1
- 4. Desired signal -79 dBm.
- 5. Desired frequency 2402 MHz  $\leq$  Fc  $\leq$  2480 MHz.
- 6. With allowed exceptions.

### 4.13.2.6 RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.0V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Table 4.28. RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Rx Max Strong Signal Input Level for 1% PER	RX <sub>SAT</sub>	Signal is reference signal <sup>1</sup> . Packet length is 20 octets	_	10	_	dBm
Sensitivity, 1% PER	SENS	Signal is reference signal. Packet length is 20 octets	_	-102.2	_	dBm
Co-channel interferer rejection, 1% PER	CCR	Desired signal 3 dB above sensitivity limit	_	-1.86	_	dB
High-side adjacent channel rejection, 1% PER. Desired is reference signal at 3 dB above reference sensitivity level <sup>2</sup>	ACR <sub>P1</sub>	Interferer is reference signal at +1 channel-spacing	_	33.6	_	dB
Low-side adjacent channel rejection, 1% PER. Desired is reference signal at 3 dB above reference sensitivity level <sup>2</sup>	ACR <sub>M1</sub>	Interferer is reference signal at -1 channel-spacing	_	34.8	_	dB
Alternate channel rejection, 1% PER. Desired is reference signal at 3 dB above reference sensitivity level <sup>2</sup>	ACR <sub>2</sub>	Interferer is reference signal at ± 2 channel-spacing	_	46.3	_	dB
Image rejection , 1% PER. Desired is reference signal at 3 dB above reference sensitivity level <sup>2</sup>	IR	Interferer is CW in image band <sup>3</sup>	_	38.3	_	dB
Blocking rejection of all other channels, 1% PER. Desired	BLOCK	Interferer frequency < Desired frequency - 3 channel-spacing	_	53.3	_	dB
is reference signal at 3 dB above reference sensitivity level <sup>2</sup> . Interferer is reference signal		Interferer frequency > Desired frequency + 3 channel-spacing	_	52.7	_	dB
RSSI resolution	RSSI <sub>RES</sub>	-100 dBm to +5 dBm	_	0.25	_	dB
RSSI accuracy in the linear region as defined by 802.15.4-2003	RSSI <sub>LIN</sub>		_	+/-6	_	dB

- 1. Reference signal is defined as O-QPSK DSSS per 802.15.4, Frequency range = 2400-2483.5 MHz, Symbol rate = 62.5 ksymbols/s.
- 2. Reference sensitivity level is -85 dBm.
- 3. Due to low-IF frequency, there is some overlap of adjacent channel and image channel bands. Adjacent channel CW blocker tests place the Interferer center frequency at the Desired frequency ± 5 MHz on the channel raster, whereas the image rejection test places the CW interferer near the image frequency of the Desired signal carrier, regardless of the channel raster.

#### 4.14 Oscillators

#### 4.14.1 High Frequency Crystal Oscillator

Unless otherwise indicated, typical conditions are: AVDD = DVDD = 3.0 V.  $T_A = 25 ^{\circ}\text{C}$ . Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

Table 4.29. High Frequency Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	F <sub>HFXO</sub>	see note <sup>1 2</sup>	_	38.4	_	MHz
Supported crystal equivalent series resistance (ESR)	ESR <sub>HFXO_38M4</sub>	38.4 MHz, C <sub>L</sub> = 10 pF <sup>3 4</sup>	_	40	60	Ω
Supported range of crystal load capacitance <sup>5</sup>	C <sub>L_HFXO</sub>	38.4 MHz, ESR = 40 Ohm <sup>4</sup>	_	10	_	pF
Supply Current	I <sub>HFXO</sub>		_	415	_	μA
Startup Time <sup>6</sup>	T <sub>STARTUP</sub>	38.4 MHz, ESR = 40 $\Omega$ , C <sub>L</sub> = 10 pF	_	160	_	μs
On-chip tuning cap step size <sup>7</sup>	SS <sub>HFXO</sub>		_	0.04	_	pF

- 1. The BLE radio requires a 38.4 MHz crystal with a tolerance of  $\pm$  50 ppm over temperature and aging. Please use a crystal with the recommended frequency and tolerance.
- 2. The ZigBee radio requires a 38.4 MHz crystal with a tolerance of ± 40 ppm over temperature and aging. Please use a crystal with the recommended frequency and tolerance.
- 3. The crystal should have a maximum ESR less than or equal to this maximum rating.
- 4. RF performance characteristics have been determined using crystals with an ESR of 40 Ω and C<sub>1</sub> of 10 pF.
- 5. Total load capacitance as seen by the crystal.
- 6. Startup time does not include time implemented by programmable TIMEOUTSTEADY delay.
- 7. The tuning step size is the effective step size when incrementing both of the tuning capacitors by one count. The step size for the each of the individual tuning capacitors is twice this value.

# 4.14.2 Low Frequency Crystal Oscillator

Table 4.30. Low Frequency Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	F <sub>LFXO</sub>		_	32.768	_	kHz
Supported Crystal equivalent	ESR <sub>LFXO</sub>	GAIN = 0	_	_	80	kΩ
series resistance (ESR)		GAIN = 1 to 3	_	_	100	kΩ
Supported range of crystal	C <sub>L_LFXO</sub>	GAIN = 0	4	_	6	pF
load capacitance <sup>1</sup>		GAIN = 1	6	_	10	pF
		GAIN = 2 (see note <sup>2</sup> )	10	_	12.5	pF
		GAIN = 3 (see note <sup>2</sup> )	12.5	_	18	pF
Current consumption	I <sub>CL12p5</sub>	ESR = 70 k $\Omega$ , C <sub>L</sub> = 12.5 pF, GAIN <sup>3</sup> = 2, AGC <sup>4</sup> = 1	_	254	_	nA
Startup Time	T <sub>STARTUP</sub>	ESR = 70 k $\Omega$ , C <sub>L</sub> = 7 pF, GAIN <sup>3</sup> = 1, AGC <sup>4</sup> = 1	_	43	_	ms
On-chip tuning cap step size	SS <sub>LFXO</sub>		_	0.26	_	pF
On-chip tuning capacitor value at minimum setting <sup>5</sup>	C <sub>LFXO_MIN</sub>	CAPTUNE = 0	_	4	_	pF
On-chip tuning capacitor value at maximum setting <sup>5</sup>	C <sub>LFXO_MAX</sub>	CAPTUNE = 0x4F	_	24.5	_	pF

- 1. Total load capacitance seen by the crystal
- 2. Crystals with a load capacitance of greater than 12 pF require external load capacitors.
- 3. In LFXO\_CAL Register
- 4. In LFXO\_CFG Register
- 5. The effective load capacitance seen by the crystal will be  $C_{LFXO}/2$ . This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal

# 4.14.3 High Frequency RC Oscillator (HFRCO)

Unless otherwise indicated, typical conditions are: AVDD = DVDD = 3.0 V.  $T_A = 25 ^{\circ}\text{C}$ . Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

Table 4.31. High Frequency RC Oscillator (HFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency Accuracy	F <sub>HFRCO_ACC</sub>	For all production calibrated frequencies	-3	_	3	%
Current consumption on all	I <sub>HFRCO</sub>	F <sub>HFRCO</sub> = 4 MHz	_	28	_	μA
supplies <sup>1</sup>		F <sub>HFRCO</sub> = 5 MHz	_	30	_	μA
		F <sub>HFRCO</sub> = 7 MHz	_	60	_	μA
		F <sub>HFRCO</sub> = 10 MHz	_	66	_	μA
		F <sub>HFRCO</sub> = 13 MHz	_	79	_	μA
		F <sub>HFRCO</sub> = 16 MHz	_	88	_	μA
		F <sub>HFRCO</sub> = 19 MHz	_	92	_	μA
		F <sub>HFRCO</sub> = 20 MHz	_	105	_	μA
		F <sub>HFRCO</sub> = 26 MHz	_	118	_	μA
		F <sub>HFRCO</sub> = 32 MHz	_	141	_	μA
		F <sub>HFRCO</sub> = 38 MHz	_	172	_	μA
		F <sub>HFRCO</sub> = 80 MHz	_	289	_	μA
Clock Out current for HFRCODPLL <sup>2</sup>	I <sub>CLKOUT_HFRCOD</sub>	FORCEEN bit of HFRCO0_CTRL = 1	_	3.0	_	μA/MHz
Startup Time <sup>3</sup>	T <sub>STARTUP</sub>	FREQRANGE = 0 to 7	_	1.2	_	μs
		FREQRANGE = 8 to 15	_	0.6	_	μs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Band Frequency Limits <sup>4</sup>	f <sub>HFRCO_BAND</sub>	FREQRANGE = 0	3.71	_	5.24	MHz
		FREQRANGE = 1	4.39	_	6.26	MHz
		FREQRANGE = 2	5.25	_	7.55	MHz
		FREQRANGE = 3	6.22	_	9.01	MHz
		FREQRANGE = 4	7.88	_	11.6	MHz
		FREQRANGE = 5	9.9	_	14.6	MHz
		FREQRANGE = 6	11.5	_	17.0	MHz
		FREQRANGE = 7	14.1	_	20.9	MHz
		FREQRANGE = 8	16.4	_	24.7	MHz
		FREQRANGE = 9	19.8	_	30.4	MHz
		FREQRANGE = 10	22.7	_	34.9	MHz
		FREQRANGE = 11	28.6	_	44.4	MHz
		FREQRANGE = 12	33.0	_	51.0	MHz
		FREQRANGE = 13	42.2	_	64.6	MHz
		FREQRANGE = 14	48.8	_	74.8	MHz
		FREQRANGE = 15	57.6	_	87.4	MHz

#### Note:

- 1. Does not include additional clock tree current. See specifications for additional current when selected as a clock source for a particular clock multiplexer.
- 2. When the HFRCO is enabled for characterization using the FORCEEN bit, the total current will be the HFRCO core current plus the specified CLKOUT current. When the HFRCO is enabled on demand, the clock current may be different.
- 3. Hardware delay ensures settling to within ± 0.5%. Hardware also enforces this delay on a band change.
- 4. The frequency band limits represent the lowest and highest frequency which each band can achieve over the operating range.

### 4.14.4 Fast Start\_Up RC Oscillator (FSRCO)

Table 4.32. Fast Start\_Up RC Oscillator (FSRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
FSRCO frequency	F <sub>FSRCO</sub>		17.2	20	21.2	MHz

# 4.14.5 Precision Low Frequency RC Oscillator (LFRCO)

Table 4.33. Precision Low Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal oscillation frequen- cy	F <sub>LFRCO</sub>		_	32.768	_	kHz
Frequency accuracy	F <sub>LFRCO_ACC</sub>	Normal mode	-3	_	3	%
		Precision mode <sup>1</sup> , across operating temperature range <sup>2</sup>	-500	_	500	ppm
Startup time	t <sub>STARTUP</sub>	Normal mode	_	211	_	μs
		Precision mode <sup>1</sup>	_	11.7	_	ms
Current consumption	I <sub>LFRCO</sub>	Normal mode	_	183	_	nA
		Precision mode <sup>1</sup> , T = stable at 25 °C <sup>3</sup>	_	664	_	nA

### Note:

- 1. The LFRCO operates in high-precision mode when CFG\_HIGHPRECEN is set to 1. High-precision mode is not available in EM4.
- 2. Includes ± 40 ppm frequency tolerance of the HFXO crystal.
- 3. Includes periodic re-calibration against HFXO crystal oscillator.

# 4.14.6 Ultra Low Frequency RC Oscillator

Table 4.34. Ultra Low Frequency RC Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation Frequency	F <sub>ULFRCO</sub>		0.944	1.0	1.095	kHz

# 4.15 GPIO with 3 V Nominal IOVDD

Table 4.35. GPIO with 3 V Nominal IOVDD

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
IOVDD Supply Range	V <sub>IO</sub>		1.71	3.0	3.8	V
Leakage current	I <sub>LEAK_IO</sub>	MODEx = DISABLED, IOVDD = 1.71 V	_	1.9	_	nA
		MODEx = DISABLED, IOVDD = 3.0 V	_	2.5	_	nA
		MODEx = DISABLED, IOVDD = 3.8 V T <sub>A</sub> = 125 °C	_	_	250	nA
Input low voltage <sup>1</sup>	V <sub>IL</sub>	Any GPIO pin	_	_	0.3 * IOVDD	V
		RESETn	_	_	0.3 * DVDD	V
Input high voltage <sup>1</sup>	V <sub>IH</sub>	Any GPIO pin	0.7 * IOVDD	_	_	V
		RESETn	0.7 * DVDD	_	_	V
Hysteresis of input voltage	V <sub>HYS</sub>	Any GPIO pin	0.05 * IOVDD	_	_	V
		RESETn	0.05 * DVDD	_	_	V
Output high voltage	V <sub>OH</sub>	Sourcing 20mA, IOVDD = 3.0 V	0.8 * IOVDD	_	_	V
		Sourcing 8mA, IOVDD = 1.71 V	0.6 * IOVDD	_		V
Output low voltage	V <sub>OL</sub>	Sinking 20mA, IOVDD = 3.0 V	_	_	0.2 * IOVDD	V
		Sinking 8mA, IOVDD = 1.71 V	_	_	0.4 * IOVDD	V
GPIO rise time	T <sub>GPIO_RISE</sub>	IOVDD = 3.0 V, C <sub>load</sub> = 50pF, SLEWRATE = 4, 10% to 90%	_	8.4	_	ns
		IOVDD = 1.71 V, C <sub>load</sub> = 50pF, SLEWRATE = 4, 10% to 90%	_	13	_	ns
GPIO fall time	T <sub>GPIO_FALL</sub>	IOVDD = 3.0 V, C <sub>load</sub> = 50pF, SLEWRATE = 4, 90% to 10%	_	7.1	_	ns
		IOVDD = 1.71 V, C <sub>load</sub> = 50pF, SLEWRATE = 4, 90% to 10%	_	11.9	_	ns
Pull up/down resistance <sup>2</sup>	R <sub>PULL</sub>	Any GPIO pin. Pull-up to IOVDD: MODEn = DISABLE DOUT=1. Pull-down to VSS: MODEn = WIREDORPULLDOWN DOUT = 0.	35	44	55	kΩ
		RESETn pin. Pull-up to DVDD	34	44	60	kΩ
Maximum filtered glitch width	T <sub>GF</sub>	MODE = INPUT, DOUT = 1	_	27	_	ns
RESETn low time to ensure pin reset	T <sub>RESET</sub>		100	_	_	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit

### Note:

- 1. GPIO input thresholds are proportional to the IOVDD pin. RESETn input thresholds are proportional to DVDD.
- 2. GPIO pull-ups connect to IOVDD supply, pull-downs connect to VSS. RESETn pull-up connects to DVDD.

### 4.16 GPIO with 1.5 V Nominal IOVDD

Table 4.36. GPIO with 1.5 V Nominal IOVDD

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
IOVDD Supply Range	V <sub>IO</sub>	IOVDD BOD Disabled	1.175	1.5	1.85	V
Leakage current	I <sub>LEAK_IO</sub>	MODEx = DISABLED, IOVDD = 1.175 V	_	1.4	_	nA
		MODEx = DISABLED, IOVDD = 1.5 V	_	1.5	_	nA
		MODEx = DISABLED, IOVDD = 1.71 V T <sub>A</sub> = 125 °C	_	_	200	nA
Input low voltage	V <sub>IL</sub>		_	_	0.3 * IOVDD	V
Input high voltage	V <sub>IH</sub>		0.7 * IOVDD	_	_	V
Hysteresis of input voltage	V <sub>HYS</sub>		0.05 * IOVDD	_	_	V
Output high voltage	V <sub>OH</sub>	Sourcing 8 mA, IOVDD = 1.71 V	0.6 * IOVDD	_	_	V
		Sourcing 4 mA, IOVDD ≥ 1.175 V	0.6 * IOVDD	_	_	V
Output low voltage	V <sub>OL</sub>	Sinking 8 mA, IOVDD = 1.71 V	_	_	0.4 * IOVDD	V
		Sinking 4 mA, IOVDD ≥ 1.175 V	_	_	0.4 * IOVDD	V
Pull up/down resistance	R <sub>PULL</sub>	Any GPIO pin. Pull-up to IOVDD: MODEn = DISABLE DOUT=1. Pull-down to VSS: MODEn = WIREDORPULLDOWN DOUT = 0.	_	42	_	kΩ

# 4.17 Analog to Digital Converter (IADC)

Specified at 1 Msps, ADCCLK = 10 MHz, OSR=2, unless otherwise indicated.

Table 4.37. Analog to Digital Converter (IADC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Main analog supply	V <sub>AVDD</sub>	Normal Mode	1.71	_	3.8	V
Maximum Input Range <sup>1</sup>	V <sub>IN_MAX</sub>	Maximum allowable input voltage	0	_	AVDD	V
Full-Scale Voltage	V <sub>FS</sub>	Voltage required for Full-Scale measurement	_	V <sub>REF</sub> / Gain	_	V
Input Measurement Range	V <sub>IN</sub>	Differential Mode - Plus and Minus inputs	-V <sub>FS</sub>	_	+V <sub>FS</sub>	V
		Single Ended Mode - One input tied to ground	0	_	V <sub>FS</sub>	V
Input Sampling Capacitance	Cs	Analog Gain = 1x	_	1.8	_	pF
		Analog Gain = 2x	_	3.6	<del>_</del>	pF
		Analog Gain = 3x	_	5.4	_	pF
		Analog Gain = 4x	_	7.2	_	pF
		Analog Gain = 0.5x	_	0.9	_	pF
ADC clock frequency	f <sub>ADC_CLK</sub>	Gain = 1x or 0.5x	_	_	10	MHz
		Gain = 2x	_	_	5	MHz
		Gain = 3x or 4x	_	_	2.5	MHz
Input sampling frequency	f <sub>S</sub>		_	f <sub>ADC_CLK</sub> /4	_	MHz
Throughput rate	f <sub>SAMPLE</sub>	f <sub>ADC_CLK</sub> = 10 MHz, OSR = 2	_	_	1	Msps
		f <sub>ADC_CLK</sub> = 10 MHz, OSR = 32	_	_	76.9	ksps
Current from all supplies, Continuous operation	I <sub>ADC_CONT</sub>	1 Msps, OSR = 2, f <sub>ADC_CLK</sub> = 10 MHz	_	290	385	μA
Current in Standby mode. ADC is not functional but can wake up in 1us.	I <sub>STBY</sub>		_	16	_	μА
ADC Startup Time	t <sub>startup</sub>	From power down state	_	5	_	μs
		From standby state	_	1	_	μs
ADC Resolution <sup>2</sup>	Resolution		_	12	_	bits
Differential Nonlinearity	DNL	Differential Input, OSR = 2, (No missing codes) .	-0.998	+/- 0.25	1.5	LSB12
Integral Nonlinearity	INL	Differential Input, OSR = 2.	-2.5	+/- 0.65	2.5	LSB12

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Effective number of bits <sup>3</sup>	ENOB	Differential Input. Gain = 1x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V. OSR=2	10.5	11.7	_	bits
		Differential Input. Gain = 1x, OSR = 32, f <sub>IN</sub> = 2.5 kHz, Internal VREF = 1.21 V.	_	13.5	_	bits
		Differential Input. Gain = 1x, OSR = 32, f <sub>IN</sub> = 2.5 kHz, External VREF = 1.25 V.	_	14.3	_	bits
Signal to Noise + Distortion Ratio <sup>3</sup>	SNDR	Differential Input. Gain=1x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V	65	72.3	_	dB
		Differential Input. Gain=2x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V	_	72.3	_	dB
		Differential Input. Gain=4x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V	_	68.8	_	dB
		Differential Input. Gain=0.5x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V	_	72.5	_	dB
Total Harmonic Distortion	THD	Differential Input. Gain=1x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V	_	-80.8	-70	dB
Spurious-Free Dynamic Range	SFDR	Differential Input. Gain=1x, OSR = 2, f <sub>IN</sub> = 10 kHz, Internal VREF=1.21V	72	86.5	_	dB
Common Mode Rejection Ratio	CMRR	DC to 100 Hz	_	87.0	_	dB
		AC high frequency	_	68.6	_	dB
Power Supply Rejection Ra-	PSRR	DC to 100 Hz	_	80.4	_	dB
tio		AC high frequency, using VREF pad.	_	33.4	_	dB
		AC high frequency, using internal VBGR.	_	65.2	_	dB
Gain Error	GE	GAIN=1 and 0.5, using external VREF, direct mode.	-0.3	0.0165	0.3	%
		GAIN=2, using external VREF, direct mode.	-0.4	0.0426	0.4	%
		GAIN=3, using external VREF, direct mode.	-0.7	0.0864	0.7	%
		GAIN=4, using external VREF, direct mode.	-1.1	0.107	1.1	%
		Internal VREF <sup>4</sup> , all GAIN settings	-1.5	0.064	1.5	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset Error	OFFSET	GAIN = 1 and 0.5, Differential Input	-3	-0.45	3	LSB12
		GAIN = 2, Differential Input	-4	-0.44	4	LSB12
		GAIN = 3, Differential Input	-4	-0.47	4	LSB12
		GAIN = 4, Differential Input	-4	-0.47	4	LSB12
External reference voltage range <sup>1</sup>	V <sub>EVREF</sub>		1.0	_	AVDD	V
Internal Reference voltage	V <sub>IVREF</sub>		_	1.21	_	V

- 1. When inputs are routed to external GPIO pins, the maximum pin voltage is limited to the lower of the IOVDD and AVDD supplies.
- 2. ADC output resolution depends on the OSR and digital averaging settings. With no digital averaging, ADC output resolution is 12 bits at OSR=2, 13 bits at OSR = 4, 14 bits at OSR = 8, 15 bits at OSR = 16, 16 bits at OSR = 32 and 17 bits at OSR = 64. Digital averaging has a similar impact on ADC output resolution. See the product reference manual for additional details.
- 3. The relationship between ENOB and SNDR is specified according to the equation: ENOB = (SNDR 1.76) / 6.02.
- 4. Includes error from internal VREF drift.

# 4.18 Analog Comparator (ACMP)

Table 4.38. Analog Comparator (ACMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
ACMP Supply current	I <sub>ACMP</sub>	BIAS = 0 <sup>1</sup> , HYST = DISABLED (100 °C max)	_	63	_	nA
		BIAS = 1 <sup>1</sup> , HYST = DISABLED	_	252	_	nA
		BIAS = 2 <sup>1</sup> , HYST = DISABLED	_	628	_	nA
		BIAS = 3 <sup>1</sup> , HYST = DISABLED	_	2.3	_	μA
		BIAS = 4, HYST = DISABLED	_	5.2	_	μA
		BIAS = 5, HYST = DISABLED		10	_	μA
		BIAS = 6, HYST = DISABLED	_	25	_	μA
		BIAS = 7, HYST = DISABLED	_	47	80	μA
ACMP Supply current with Hysteresis	IACMP_WHYS	BIAS = 0 <sup>1</sup> , HYST = SYM30MV (100 °C max)	_	81	_	nA
		BIAS = 1 <sup>1</sup> , HYST = SYM30MV	_	346	_	nA
		BIAS = 2 <sup>1</sup> , HYST = SYM30MV	_	871	_	nA
		BIAS = 3 <sup>1</sup> , HYST = SYM30MV	_	3.23	_	μA
		BIAS = 4, HYST = SYM30MV		7.1	_	μA
		BIAS = 5, HYST = SYM30MV	_	15	_	μA
		BIAS = 6, HYST = SYM30MV	_	36	_	μA
		BIAS = 7, HYST = SYM30MV	_	67	_	μA
Current consumption from	I <sub>VREFDIV</sub>	NEGSEL = VREFDIVAVDD	_	3.2	_	μA
VREFDIV in continuous mode		NEGSEL = VREFDIV1V25	_	4.2	_	μA
		NEGSEL = VREFDIV2V5	_	7.0	_	μA
Current consumption from VREFDIV in sample/hold mode	VREFDIV_SH	NEGSEL = VREFDIV2V5LP	_	72	_	nA
		NEGSEL = VREFDIV1V25LP	_	66	_	nA
		NEGSEL = VREFDIVAVDDLP	_	68	_	nA
Current consumption from VSENSEDIV in continuous mode	I <sub>VSENSEDIV</sub>	NEGSEL = VSENSE01DIV4	_	1.7	_	μА
Current consumption from VSENSEDIV in sample/hold mode	I <sub>VSENSEDIV_SH</sub>	NEGSEL = VSENSE01DIV4LP	_	55	_	nA
Hysteresis (BIAS = 0)	V <sub>HYST_0</sub>	HYST = SYM10MV <sup>2</sup>	_	20	_	mV
		HYST = SYM20MV <sup>2</sup>	_	38	_	mV
		HYST = SYM30MV <sup>2</sup>	_	54	_	mV
Reference Voltage	V <sub>ACMPREF</sub>	Internal 1.25 V Reference	1.18	1.25	1.3	V
		Internal 2.5 V Reference	2.36	2.5	2.61	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input offset voltage	V <sub>OFFSET</sub>	BIAS = 0, VCM = 0.15 to AVDD - 0.15 V	-25	_	25	mV
		BIAS = 2, VCM = 0.15 to AVDD - 0.15 V	-25	_	25	mV
		BIAS = 4, VCM = 0.15 to AVDD - 0.15 V	-25	_	25	mV
		BIAS = 7, VCM = 0.15 to AVDD - 0.15 V	-25	_	25	mV
Input Range	V <sub>IN</sub>	Input Voltage Range	0	_	AVDD	V
Comparator delay with 100 mV overdrive	T <sub>DELAY</sub>	BIAS = 0, (100 °C max)	_	11	_	μs
		BIAS = 1	_	2.9	_	μs
		BIAS = 2	_	1.4	_	μs
		BIAS = 3	_	0.56	_	μs
		BIAS = 4	_	211	_	ns
		BIAS = 5	_	120	_	ns
		BIAS = 6	_	70	_	ns
		BIAS = 7	_	51	_	ns
Capacitive Sense Oscillator	R <sub>CSRESSEL</sub>	CSRESSEL = 0	_	14	_	kΩ
Resistance <sup>3</sup>		CSRESSEL = 1	_	24	_	kΩ
		CSRESSEL = 2	_	43	_	kΩ
		CSRESSEL = 3	_	60	_	kΩ
		CSRESSEL = 4	_	80	_	kΩ
		CSRESSEL = 5	_	99	_	kΩ
		CSRESSEL = 6	_	120	_	kΩ

- 1. When using the 1.25 V or 2.5 V VREF in continuous mode (VREFDIV1V25 or VREFDIV2V5) and BIAS < 4, an additional 1  $\mu$ A of supply current is required.
- $2.V_{CM} = 1.25 V$
- 3. Capacitive Sense has been deprecated and is not recommended for use

# 4.19 Temperature Sensor

Table 4.39. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature sensor range <sup>1</sup>	T <sub>RANGE</sub>		-40	_	125	°C
Temperature sensor resolution	T <sub>RESOLUTION</sub>		_	0.25	_	°C
Measurement noise (RMS)	T <sub>NOISE</sub>	Single measurement	_	0.6	_	°C
	NUM = 0) 64-sample	16-sample average (TEMPAVG-NUM = 0)		0.17	_	°C
		64-sample average (TEMPAVG-NUM = 1)	_	0.12	_	°C
Temperature offset	T <sub>OFF</sub>	Mean error of uncorrected output across full temperature range	_	0.85	_	°C
Temperature sensor accuracy <sup>2</sup> <sup>3</sup>	T <sub>ACC</sub>	Direct output accuracy after mean error (T <sub>OFF</sub> ) removed	_	+/-3	_	°C
		After linearization in software, no calibration	_	+/-2	_	°C
		After linearization in software, with single-temperature calibration at 25 °C <sup>4</sup>	_	+/-1.5	_	°C
Measurement interval	t <sub>MEAS</sub>		_	250	_	ms

- 1. The sensor reports absolute die temperature in Kelvin (K). All specifications are in °C to match the units of the specified product temperature range.
- 2. Error is measured as the deviation of the mean temperature reading from the expected die temperature. Accuracy numbers represent statistical minimum and maximum using  $\pm$  4 standard deviations of measured error.
- 3. The raw output of the temperature sensor is a predictable curve. It can be linearized with a polynomial function for additional accuracy.
- 4. Assuming calibration accuracy of  $\pm$  0.25 °C.

#### 4.20 Brown Out Detectors

#### 4.20.1 DVDD BOD

BOD thresholds on DVDD in EM0 and EM1 only, unless otherwise noted. Typical conditions are at  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

Table 4.40. DVDD BOD

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold	V <sub>DVDD_BOD</sub>	Supply Rising	_	1.67	1.71	V
		Supply Falling	1.62	1.65	_	V
BOD response time	t <sub>DVDD_BOD_DE</sub> -	Supply dropping at 100 mV/µs slew rate <sup>1</sup>	_	0.95	_	μs
BOD hysteresis	V <sub>DVDD_BOD_HYS</sub>		_	20	_	mV

#### Note:

### **4.20.2 LE DVDD BOD**

BOD thresholds on DVDD pin for low energy modes EM2 to EM4, unless otherwise noted.

Table 4.41. LE DVDD BOD

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold	V <sub>DVDD_LE_BOD</sub>	Supply Falling	1.5	_	1.71	V
BOD response time	t <sub>DVDD_LE_BOD_D</sub> ELAY	Supply dropping at 2 mV/µs slew rate <sup>1</sup>	_	50	_	μs
BOD hysteresis	V <sub>DVDD_LE_BOD_</sub> HYST		_	20	_	mV

# Note:

1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

<sup>1.</sup> If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

# 4.20.3 AVDD and IOVDD BODs


BOD thresholds for AVDD BOD and IOVDD BOD. Available in all energy modes.

### Table 4.42. AVDD and IOVDD BODs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold	V <sub>BOD</sub>	Supply falling	1.45	_	1.71	V
BOD response time	t <sub>BOD_DELAY</sub>	Supply dropping at 2 mV/µs slew rate <sup>1</sup>	_	50	_	μs
BOD hysteresis	V <sub>BOD_HYST</sub>		<u>—</u>	20	_	mV

<sup>1.</sup> If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

# 4.21 PDM Timing Specifications






Figure 4.3. PDM Timing Diagrams

# 4.21.1 Pulse Density Modulator (PDM), Common DBUS

Timing specifications are for all PDM signals routed to the same DBUS (DBUSAB or DBUSCD), though routing to the same GPIO port is the optimal configuration.  $C_{LOAD}$  < 20 pF. System voltage scaling = VSCALE1 or VSCALE2. All GPIO set to slew rate = 6. Data delay (PDM\_CFG1\_DLYMUXSEL) = 0.

Table 4.43. Pulse Density Modulator (PDM), Common DBUS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
PDM_CLK frequency during data transfer	F <sub>PDM_CLK</sub>	Microphone mode	_	_	5	MHz
		Sensor mode	_	_	20	MHz
PDM_CLK duty cycle	DC <sub>PDM_CLK</sub>		47.5	_	52.5	%
PDM_CLK rise time	t <sub>R</sub>		_	_	5.5	ns
PDM_CLK fall time	t <sub>F</sub>		_	_	5.5	ns
Input setup time	t <sub>ISU</sub>	Microphone mode	30	_	_	ns
		Sensor mode	20	_	_	ns
Input hold time	t <sub>IH</sub>		3	_	_	ns

# 4.22 USART SPI Main Timing




Figure 4.4. SPI Main Timing (SMSDELAY = 0)




Figure 4.5. SPI Main Timing (SMSDELAY = 1)

# 4.22.1 USART SPI Main Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD). All GPIO set to slew rate = 6.

Table 4.44. USART SPI Main Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2 3</sup>	t <sub>SCLK</sub>		2*t <sub>PCLK</sub>	_	_	ns
CS to MOSI <sup>1 2</sup>	t <sub>CS_MO</sub>		-15	_	14	ns
SCLK to MOSI <sup>1 2</sup>	t <sub>SCLK_MO</sub>		-7	_	13	ns
MISO setup time <sup>1 2</sup>	t <sub>SU_MI</sub>	IOVDD = 1.8 V	40	_	_	ns
		IOVDD = 3.0 V	31	_	_	ns
MISO hold time <sup>1 2</sup>	t <sub>H_MI</sub>		-9	_	_	ns

### Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1.
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.
- 3. t<sub>PCLK</sub> is one period of the selected PCLK.

### 4.22.2 USART SPI Main Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD). All GPIO set to slew rate = 6.

Table 4.45. USART SPI Main Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2 3</sup>	t <sub>SCLK</sub>		2*t <sub>PCLK</sub>	_	_	ns
CS to MOSI <sup>1 2</sup>	t <sub>CS_MO</sub>		-23	_	26	ns
SCLK to MOSI <sup>1 2</sup>	t <sub>SCLK_MO</sub>		-10	_	22	ns
MISO setup time <sup>1 2</sup>	t <sub>SU_MI</sub>	IOVDD = 1.8 V	48	_	_	ns
		IOVDD = 3.0 V	41	_	_	ns
MISO hold time <sup>1 2</sup>	t <sub>H_MI</sub>		-9	_	_	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1.
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.
- $3.\,t_{PCLK}$  is one period of the selected PCLK.

# 4.23 USART SPI Secondary Timing




Figure 4.6. SPI Secondary Timing

### 4.23.1 USART SPI Secondary Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD). All GPIO set to slew rate = 6.

Table 4.46. USART SPI Secondary Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2 3</sup>	t <sub>SCLK</sub>		6*t <sub>PCLK</sub>	_	_	ns
SCLK high time <sup>1 2 3</sup>	t <sub>SCLK_HI</sub>		2.5*t <sub>PCLK</sub>	_	_	ns
SCLK low time <sup>1 2 3</sup>	t <sub>SCLK_LO</sub>		2.5*t <sub>PCLK</sub>	_	_	ns
CS active to MISO <sup>1 2</sup>	t <sub>CS_ACT_MI</sub>		18	_	62	ns
CS disable to MISO <sup>1 2</sup>	t <sub>CS_DIS_MI</sub>		15	_	54	ns
MOSI setup time <sup>1 2</sup>	t <sub>SU_MO</sub>		7	_	_	ns
MOSI hold time <sup>1 2 3</sup>	t <sub>H_MO</sub>		7	_	_	ns
SCLK to MISO <sup>1 2 3</sup>	t <sub>SCLK_MI</sub>		15 + 1.5*t <sub>PCLK</sub>	_	32 + 2.5*t <sub>PCLK</sub>	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).
- 3. t<sub>PCLK</sub> is one period of the selected PCLK.

# 4.23.2 USART SPI Secondary Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD). All GPIO set to slew rate = 6.

Table 4.47. USART SPI Secondary Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2 3</sup>	t <sub>SCLK</sub>		6*t <sub>PCLK</sub>	_	_	ns
SCLK high time <sup>1 2 3</sup>	t <sub>SCLK_HI</sub>		2.5*t <sub>PCLK</sub>	_	_	ns
SCLK low time <sup>1 2 3</sup>	t <sub>SCLK_LO</sub>		2.5*t <sub>PCLK</sub>	_	_	ns
CS active to MISO <sup>1 2</sup>	t <sub>CS_ACT_MI</sub>		24	_	86	ns
CS disable to MISO <sup>1 2</sup>	t <sub>CS_DIS_MI</sub>		21	_	76	ns
MOSI setup time <sup>1 2</sup>	t <sub>SU_MO</sub>		11	_	_	ns
MOSI hold time <sup>1 2 3</sup>	t <sub>H_MO</sub>		11	_	_	ns
SCLK to MISO <sup>1 2 3</sup>	tsclk_mi		18 + 1.5*t <sub>PCLK</sub>	_	44 + 2.5*t <sub>PCLK</sub>	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).
- $3.\,t_{PCLK}$  is one period of the selected PCLK.

# 4.24 EUSART SPI Main Timing




Figure 4.7. SPI Main Timing

# 4.24.1 EUSART SPI Main Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.48. EUSART SPI Main Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2 3</sup>	t <sub>SCLK</sub>		t <sub>CLK</sub>	_	_	ns
CS to MOSI <sup>1 2</sup>	t <sub>CS_MO</sub>		-10.5	_	8.5	ns
SCLK to MOSI <sup>1 2</sup>	t <sub>SCLK_MO</sub>		-2.5	_	8.5	ns
MISO setup time <sup>1 2</sup>	t <sub>SU_MI</sub>		-6.5	_	_	ns
MISO hold time <sup>1 2</sup>	t <sub>H_MI</sub>		-7	_	_	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1.
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.
- $3.\,t_{PCLK}$  is one period of the selected PCLK.

# 4.24.2 EUSART SPI Main Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.49. EUSART SPI Main Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2 3</sup>	tsclk		t <sub>CLK</sub>	_	_	ns
CS to MOSI <sup>1 2</sup>	t <sub>CS_MO</sub>		-19	_	14.5	ns
SCLK to MOSI <sup>1 2</sup>	t <sub>SCLK_MO</sub>		-4	_	14	ns
MISO setup time <sup>1 2</sup>	t <sub>SU_MI</sub>		8	_	_	ns
MISO hold time <sup>1 2</sup>	t <sub>H_MI</sub>		7	_	_	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1.
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.
- 3.  $t_{\mbox{\footnotesize{PCLK}}}$  is one period of the selected PCLK.

# 4.25 EUSART SPI Secondary Timing




Figure 4.8. SPI Secondary Timing

### 4.25.1 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.50. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE2, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK high time <sup>1 2</sup>	t <sub>SCLK_HI</sub>		50	_	_	ns
SCLK low time <sup>1 2</sup>	t <sub>SCLK_LO</sub>		50	_	_	ns
CS active to MISO <sup>1 2</sup>	tcs_act_mi		24	_	68	ns
CS disable to MISO <sup>1 2</sup>	tcs_dis_mi		5	_	31	ns
MOSI setup time <sup>1 2</sup>	t <sub>SU_MO</sub>		3.5	_	_	ns
MOSI hold time <sup>1 2</sup>	t <sub>H_MO</sub>		9	_	_	ns
SCLK to MISO <sup>1 2</sup>	t <sub>SCLK_MI</sub>	IOVDD = 1.8 V	9	_	40	ns
		IOVDD = 3.3 V	9	_	30	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).

# 4.25.2 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.51. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE1, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK high time <sup>1 2</sup>	t <sub>SCLK_HI</sub>		50	_	_	ns
SCLK low time <sup>1 2</sup>	tsclk_lo		50	_	_	ns
CS active to MISO <sup>1 2</sup>	t <sub>CS_ACT_MI</sub>		25	_	88	ns
CS disable to MISO <sup>1 2</sup>	t <sub>CS_DIS_MI</sub>		5	_	47	ns
MOSI setup time <sup>1 2</sup>	t <sub>SU_MO</sub>		5.5	_	_	ns
MOSI hold time <sup>1 2</sup>	t <sub>H_MO</sub>		15.5	_	_	ns
SCLK to MISO <sup>1 2</sup>	t <sub>SCLK_MI</sub>	IOVDD = 1.8 V	10	_	50	ns
		IOVDD = 3.3 V	10	_	41	ns

#### Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).

### 4.25.3 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE0, IOVDD ≥ 1.8 V

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.52. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE0, IOVDD ≥ 1.8 V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK high time <sup>1 2</sup>	t <sub>SCLK_HI</sub>		100	_	_	ns
SCLK low time <sup>1 2</sup>	t <sub>SCLK_LO</sub>		100	_	_	ns
CS active to MISO <sup>1 2</sup>	t <sub>CS_ACT_MI</sub>		27	_	153	ns
CS disable to MISO <sup>1 2</sup>	tcs_dis_mi		7	_	96	ns
MOSI setup time <sup>1 2</sup>	t <sub>SU_MO</sub>		10	_	_	ns
MOSI hold time <sup>1 2</sup>	t <sub>H_MO</sub>		41	_	_	ns
SCLK to MISO <sup>1 2</sup>	t <sub>SCLK_MI</sub>	IOVDD = 1.8 V	12	_	88	ns
		IOVDD = 3.3 V	12	_	80	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).

# 4.26 I2C Electrical Specifications

# 4.26.1 I2C Standard-mode (Sm)

CLHR set to 0 in the I2Cn\_CTRL register.

Table 4.53. I2C Standard-mode (Sm)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>1</sup>	f <sub>SCL</sub>		0	_	100	kHz
SCL clock low time	t <sub>LOW</sub>		4.7	_	_	μs
SCL clock high time	tніgн		4	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		250	_	_	ns
SDA hold time	t <sub>HD_DAT</sub>		0	_	_	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		4.7	_	_	μs
Repeated START condition hold time	t <sub>HD_STA</sub>		4.0	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		4.0	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		4.7	_	_	μs

<sup>1.</sup> The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

# 4.26.2 I2C Fast-mode (Fm)

CLHR set to 1 in the I2Cn\_CTRL register.

Table 4.54. I2C Fast-mode (Fm)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>1</sup>	f <sub>SCL</sub>		0	_	400	kHz
SCL clock low time	t <sub>LOW</sub>		1.3	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		0.6	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		100	_	_	ns
SDA hold time	t <sub>HD_DAT</sub>		0	_	_	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.6	_	_	μs
Repeated START condition hold time	t <sub>HD_STA</sub>		0.6	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.6	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		1.3	_	_	μs

<sup>1.</sup> The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

# 4.26.3 I2C Fast-mode Plus (Fm+)

CLHR set to 1 in the I2Cn\_CTRL register.

Table 4.55. I2C Fast-mode Plus (Fm+)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>1</sup>	f <sub>SCL</sub>		0	_	1000	kHz
SCL clock low time	t <sub>LOW</sub>		0.5	_	_	μs
SCL clock high time	thigh		0.26	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		50	_	_	ns
SDA hold time	t <sub>HD_DAT</sub>		0	_	_	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.26	_	_	μs
Repeated START condition hold time	t <sub>HD_STA</sub>		0.26	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.26	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		0.5	_	_	μs

### Note:

# 4.27 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

<sup>1.</sup> The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

# 4.27.1 Supply Current




Figure 4.9. EM0 and EM1 Typical Supply Current vs. Temperature (Buck DCDC)




Figure 4.10. EM0 and EM1 Typical Supply Current vs. Temperature (Boost DCDC)




Figure 4.11. EM2, EM4, and Boost Shutdown Typical Supply Current vs. Temperature

# 4.27.2 RF Characteristics




Figure 4.12. Transmitter Output Power, QFN Package / Matching

#### 4.27.3 DC-DC Converter




Figure 4.13. Buck DC-DC Efficiency





Figure 4.14. Boost DC-DC Efficiency



Time scale = 1 ms / division

V<sub>VBAT</sub> = Input voltage at pin, 1.5 V source with 10 Ohm impedance

V<sub>DVDD</sub> = Output voltage at pin, target 1.8 V

BOOST\_EN = Boost enable input pin

I<sub>VBAT</sub> = Current seen at VBAT input pin

Figure 4.15. Boost DC-DC Startup Timing

### 4.27.4 IADC

Typical performance is shown using 10 MHz ADC clock for fastest sampling speed and adjusting oversampling ratio (OSR).




Figure 4.16. Typical ENOB vs. Oversampling Ratio

# 5. Typical Connections

### 5.1 Power

Typical power supply connections are shown in the following figures.

**Note:** PAVDD, RFVDD, AVDD, and IOVDD supply connections are flexible. They may be connected in other configurations or to external supplies as long as the supply limits described in are met.




Figure 5.1. Typical Application Circuit: Direct Supply Configuration without DCDC (EFR32xG27C1x)




Figure 5.2. Typical Application Circuit: Buck DCDC Configuration with PAVDD, RFVDD, AVDD, and IOVDD from DCDC output (EFR32xG27C1x)




Figure 5.3. Typical Application Circuit: Boost DCDC Configuration with PAVDD, RFVDD, AVDD, and IOVDD from DCDC output (EFR32xG27C2x)

#### 5.2 RF Matching Networks

### 5.2.1 2.4 GHz Matching Network

The RF matching network circuit diagram used for RF characterization is shown in Figure 5.4 Typical RF impedance-matching network circuit on page 97. Typical component values are shown in Table 5.1 Component Values for QFN40 and QFN32 packages on page 97. Please refer to the development board Bill of Materials for specific part recommendation including tolerance, component size, recommended manufacturer, and recommended part number.




Figure 5.4. Typical RF impedance-matching network circuit

Table 5.1. Component Values for QFN40 and QFN32 packages

Designator	Value
L1	2.0 nH
C1	1.6 pF
L2	3.2 nH
C2	18 pF

### 5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002.2: "EFR32 Wireless Gecko Series 2 Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (<a href="https://www.silabs.com/32bit-appnotes">www.silabs.com/32bit-appnotes</a>).

### 6. Pin Definitions

### 6.1 QFN40 with Buck DC-DC Device Pinout




Figure 6.1. QFN40 with Buck DC-DC Device Pinout

Table 6.1. QFN40 with Buck DC-DC Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC00	1	GPIO	PC01	2	GPIO
PC02	3	GPIO	PC03	4	GPIO
PC04	5	GPIO	PC05	6	GPIO
PC06	7	GPIO	PC07	8	GPIO
HFXTAL_I	9	High Frequency Crystal Input	HFXTAL_O	10	High Frequency Crystal Output

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	11	Reset Pin. The RESETn pin is internally pulled up to DVDD.	RFVDD	12	Radio power supply
RFVSS	13	Radio Ground	RF2G4_IO	14	2.4 GHz Single-ended RF input/output
PAVDD	15	Power Amplifier (PA) power supply	PB04	16	GPIO
PB03	17	GPIO	PB02	18	GPIO
PB01	19	GPIO	PB00	20	GPIO
PA00	21	GPIO	PA01	22	GPIO
PA02	23	GPIO	PA03	24	GPIO
PA04	25	GPIO	PA05	26	GPIO
PA06	27	GPIO	PA07	28	GPIO
PA08	29	GPIO	DECOUPLE	30	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
VREGSW	31	DCDC regulator switching node	VREGVDD	32	DCDC Buck regulator input supply
VREGVSS	33	DCDC ground	DVDD	34	Digital power supply
AVDD	35	Analog power supply	IOVDD	36	I/O power supply
PD03	37	GPIO	PD02	38	GPIO
PD01	39	GPIO	PD00	40	GPIO

### 6.2 QFN40 with Boost DC-DC Device Pinout




Figure 6.2. QFN40 with Boost DC-DC Device Pinout

Table 6.2. QFN40 with Boost DC-DC Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC00	1	GPIO	PC01	2	GPIO
PC02	3	GPIO	PC03	4	GPIO
PC04	5	GPIO	PC05	6	GPIO
PC06	7	GPIO	PC07	8	GPIO
HFXTAL_I	9	High Frequency Crystal Input	HFXTAL_O	10	High Frequency Crystal Output
RESETn	11	Reset Pin. The RESETn pin is internally pulled up to DVDD.	RFVDD	12	Radio power supply

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RFVSS	13	Radio Ground	RF2G4_IO	14	2.4 GHz Single-ended RF input/output
PAVDD	15	Power Amplifier (PA) power supply	PB04	16	GPIO
PB03	17	GPIO	PB02	18	GPIO
PB01	19	GPIO	PB00	20	GPIO
PA00	21	GPIO	PA01	22	GPIO
PA02	23	GPIO	PA03	24	GPIO
PA04	25	GPIO	PA05	26	GPIO
PA06	27	GPIO	PA07	28	GPIO
DECOUPLE	29	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	VBAT	30	DCDC Boost regulator input supply
BOOST_EN	31	Boost DCDC enable	VREGSW	32	DCDC regulator switching node
DVDD	33	Digital power supply	VREGVSS	34	DCDC ground
AVDD	35	Analog power supply	IOVDD	36	I/O power supply
PD03	37	GPIO	PD02	38	GPIO
PD01	39	GPIO	PD00	40	GPIO

# 6.3 QFN32 with Buck DC-DC Device Pinout




Figure 6.3. QFN32 with Buck DC-DC Device Pinout

Table 6.3. QFN32 with Buck DC-DC Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC00	1	GPIO	PC01	2	GPIO
PC02	3	GPIO	PC03	4	GPIO
PC04	5	GPIO	PC05	6	GPIO
HFXTAL_I	7	High Frequency Crystal Input	HFXTAL_O	8	High Frequency Crystal Output
RESETn	9	Reset Pin. The RESETn pin is internally pulled up to DVDD.	RFVDD	10	Radio power supply
RFVSS	11	Radio Ground	RF2G4_IO	12	2.4 GHz Single-ended RF input/output

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PAVDD	13	Power Amplifier (PA) power supply	PB02	14	GPIO
PB01	15	GPIO	PB00	16	GPIO
PA00	17	GPIO	PA01	18	GPIO
PA02	19	GPIO	PA03	20	GPIO
PA04	21	GPIO	PA05	22	GPIO
PA06	23	GPIO	DECOUPLE	24	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
VREGSW	25	DCDC regulator switching node	VREGVDD	26	DCDC Buck regulator input supply
VREGVSS	27	DCDC ground	DVDD	28	Digital power supply
AVDD	29	Analog power supply	IOVDD	30	I/O power supply
PD01	31	GPIO	PD00	32	GPIO

### 6.4 QFN32 with Boost DC-DC Device Pinout




Figure 6.4. QFN32 with Boost DC-DC Device Pinout

Table 6.4. QFN32 with Boost DC-DC Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC00	1	GPIO	PC01	2	GPIO
PC02	3	GPIO	PC03	4	GPIO
PC04	5	GPIO	PC05	6	GPIO
HFXTAL_I	7	High Frequency Crystal Input	HFXTAL_O	8	High Frequency Crystal Output
RESETn	9	Reset Pin. The RESETn pin is internally pulled up to DVDD.	RFVDD	10	Radio power supply
RFVSS	11	Radio Ground	RF2G4_IO	12	2.4 GHz Single-ended RF input/output

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PAVDD	13	Power Amplifier (PA) power supply	PB02	14	GPIO
PB01	15	GPIO	PB00	16	GPIO
PA00	17	GPIO	PA01	18	GPIO
PA02	19	GPIO	PA03	20	GPIO
PA04	21	GPIO	DECOUPLE	22	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
VBAT	23	DCDC Boost regulator input supply	BOOST_EN	24	Boost DCDC enable
VREGSW	25	DCDC regulator switching node	DVDD	26	Digital power supply
VREGVSS	27	DCDC ground	AVDD	28	Analog power supply
IOVDD	29	I/O power supply	PD02	30	GPIO
PD01	31	GPIO	PD00	32	GPIO

# 6.5 Alternate Function Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows GPIO pins with support for dedicated functions across the different package options.

**Table 6.5. GPIO Alternate Function Table** 

GPIO	Alternate Functions	QFN40 with Buck DC-DC Package <sup>1</sup>	QFN40 with Boost DC-DC Package <sup>2</sup>	QFN32 with Buck DC-DC Package <sup>3</sup>	QFN32 with Boost DC-DC Package <sup>4</sup>
PA00	IADC0.VREFP	Yes	Yes	Yes	Yes
PA01	GPIO.SWCLK	Yes	Yes	Yes	Yes
PA02	GPIO.SWDIO	Yes	Yes	Yes	Yes
	GPIO.SWV	Yes	Yes	Yes	Yes
PA03	GPIO.TDO	Yes	Yes	Yes	Yes
	GPIO.TRACEDATA0	Yes	Yes	Yes	Yes
PA04	GPIO.TDI	Yes	Yes	Yes	Yes
PA04	GPIO.TRACECLK	Yes	Yes	Yes	Yes
PA05	GPIO.TRACEDATA1	Yes	Yes	Yes	
PAUS	GPIO.EM4WU0	Yes	Yes	Yes	
PA06	GPIO.TRACEDATA2	Yes	Yes	Yes	
PA07	GPIO.TRACEDATA3	Yes	Yes		
PB01	ETAMPDET.ETAMPIN0	Yes	Yes	Yes	Yes
PBUI	GPIO.EM4WU3	Yes	Yes	Yes	Yes
PB03	GPIO.EM4WU4	Yes	Yes		
	ETAMPDET.ETAMPIN1	Yes	Yes	Yes	Yes
PC00	GPIO.EM4WU6	Yes	Yes	Yes	Yes
PC00	GPIO.THMSW_EN	Yes	Yes	Yes	Yes
	GPIO.THMSW_HALFSWITCH	Yes	Yes	Yes	Yes
PC01	ETAMPDET.ETAMPOUT0	Yes	Yes	Yes	Yes
FCUI	GPIO.EFP_TX_SDA	Yes	Yes	Yes	Yes
DCO2	ETAMPDET.ETAMPOUT1	Yes	Yes	Yes	Yes
PC02	GPIO.EFP_TX_SCL	Yes	Yes	Yes	Yes
PC05	GPIO.EFP_INT	Yes	Yes	Yes	Yes
PC05	GPIO.EM4WU7	Yes	Yes	Yes	Yes
PC07	GPIO.EM4WU8	Yes	Yes		
PD00	LFXO.LFXTAL_O	Yes	Yes	Yes	Yes
PD01	LFXO.LFXTAL_I	Yes	Yes	Yes	Yes
רטטו	LFXO.LF_EXTCLK	Yes	Yes	Yes	Yes
PD02	GPIO.EM4WU9	Yes	Yes		Yes

GPIO Alternate Functions	QFN40 with Buck DC-DC Package <sup>1</sup>	QFN40 with Boost DC-DC Package <sup>2</sup>	QFN32 with Buck DC-DC Package <sup>3</sup>	QFN32 with Boost DC-DC Package <sup>4</sup>				
Note:								
1. QFN40 with Buck DC-DC Package includes OPN EFR32MG27C140F768IM40-B								
2. QFN40 with Boost DC-DC Packag	2. QFN40 with Boost DC-DC Package includes OPN EFR32MG27C230F768IM40-B							
3. QFN32 with Buck DC-DC Package includes OPN EFR32MG27C140F768IM32-B								
4. QFN32 with Boost DC-DC Package includes OPN EFR32MG27C230F768IM32-B								

# 6.6 Analog Peripheral Connectivity

Many analog resources are routable and can be connected to numerous GPIO's. The table below indicates which peripherals are available on each GPIO port. When a differential connection is being used Positive inputs are restricted to the EVEN pins and Negative inputs are restricted to the ODD pins. When a single ended connection is being used positive input is available on all pins. See the device Reference Manual for more details on the ABUS and analog peripherals. Note that some functions may not be available on all device variants.

Table 6.6. ABUS Routing Table

Peripheral	Signal	PA		РВ		PC		PD	
		EVEN	ODD	EVEN	ODD	EVEN	ODD	EVEN	ODD
ACMP0	ANA_NEG	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	ANA_POS	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
IADC0	ANA_NEG	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	ANA_POS	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

# 6.7 Digital Peripheral Connectivity

Many digital resources are routable and can be connected to numerous GPIO's. The table below indicates which peripherals are available on each GPIO port. Note that some functions may not be available on all device variants.

Table 6.7. DBUS Routing Table

Peripheral.Resource	PORT						
	PA	РВ	PC	PD			
ACMP0.DIGOUT	Available	Available	Available	Available			
CMU.CLKIN0			Available	Available			
CMU.CLKOUT0			Available	Available			
CMU.CLKOUT1			Available	Available			
CMU.CLKOUT2	Available	Available					
EUSARTO.CS	Available	Available	Available	Available			
EUSARTO.CTS	Available	Available	Available	Available			
EUSARTO.RTS	Available	Available	Available	Available			
EUSARTO.RX	Available	Available	Available	Available			
EUSARTO.SCLK	Available	Available	Available	Available			
EUSARTO.TX	Available	Available	Available	Available			
FRC.DCLK			Available	Available			
FRC.DFRAME			Available	Available			
FRC.DOUT			Available	Available			
I2C0.SCL	Available	Available	Available	Available			
I2C0.SDA	Available	Available	Available	Available			
I2C1.SCL			Available	Available			
I2C1.SDA			Available	Available			
LETIMER0.OUT0	Available	Available					
LETIMER0.OUT1	Available	Available					
MODEM.ANT0	Available	Available	Available	Available			
MODEM.ANT1	Available	Available	Available	Available			
MODEM.ANT_ROLL_OVER			Available	Available			
MODEM.ANT_RR0			Available	Available			
MODEM.ANT_RR1			Available	Available			
MODEM.ANT_RR2			Available	Available			
MODEM.ANT_RR3			Available	Available			
MODEM.ANT_RR4			Available	Available			
MODEM.ANT_RR5			Available	Available			
MODEM.ANT_SW_EN			Available	Available			
MODEM.ANT_SW_US			Available	Available			

Peripheral.Resource	PORT			
	PA	РВ	PC	PD
MODEM.ANT_TRIG			Available	Available
MODEM.ANT_TRIG_STOP			Available	Available
MODEM.DCLK	Available	Available		
MODEM.DIN	Available	Available		
MODEM.DOUT	Available	Available		
PDM.CLK	Available	Available	Available	Available
PDM.DAT0	Available	Available	Available	Available
PDM.DAT1	Available	Available	Available	Available
PRS.ASYNCH0	Available	Available		
PRS.ASYNCH1	Available	Available		
PRS.ASYNCH2	Available	Available		
PRS.ASYNCH3	Available	Available		
PRS.ASYNCH4	Available	Available		
PRS.ASYNCH5	Available	Available		
PRS.ASYNCH6			Available	Available
PRS.ASYNCH7			Available	Available
PRS.ASYNCH8			Available	Available
PRS.ASYNCH9			Available	Available
PRS.ASYNCH10			Available	Available
PRS.ASYNCH11			Available	Available
PRS.SYNCH0	Available	Available	Available	Available
PRS.SYNCH1	Available	Available	Available	Available
PRS.SYNCH2	Available	Available	Available	Available
PRS.SYNCH3	Available	Available	Available	Available
TIMER0.CC0	Available	Available	Available	Available
TIMER0.CC1	Available	Available	Available	Available
TIMER0.CC2	Available	Available	Available	Available
TIMER0.CDTI0	Available	Available	Available	Available
TIMER0.CDTI1	Available	Available	Available	Available
TIMER0.CDTI2	Available	Available	Available	Available
TIMER1.CC0	Available	Available	Available	Available
TIMER1.CC1	Available	Available	Available	Available
TIMER1.CC2	Available	Available	Available	Available
TIMER1.CDTI0	Available	Available	Available	Available
TIMER1.CDTI1	Available	Available	Available	Available
TIMER1.CDTI2	Available	Available	Available	Available

Peripheral.Resource		PORT		
	PA	РВ	PC	PD
TIMER2.CC0	Available	Available		
TIMER2.CC1	Available	Available		
TIMER2.CC2	Available	Available		
TIMER2.CDTI0	Available	Available		
TIMER2.CDTI1	Available	Available		
TIMER2.CDTI2	Available	Available		
TIMER3.CC0			Available	Available
TIMER3.CC1			Available	Available
TIMER3.CC2			Available	Available
TIMER3.CDTI0			Available	Available
TIMER3.CDTI1			Available	Available
TIMER3.CDTI2			Available	Available
TIMER4.CC0	Available	Available		
TIMER4.CC1	Available	Available		
TIMER4.CC2	Available	Available		
TIMER4.CDTI0	Available	Available		
TIMER4.CDTI1	Available	Available		
TIMER4.CDTI2	Available	Available		
USART0.CLK	Available	Available	Available	Available
USART0.CS	Available	Available	Available	Available
USARTO.CTS	Available	Available	Available	Available
USART0.RTS	Available	Available	Available	Available
USART0.RX	Available	Available	Available	Available
USART0.TX	Available	Available	Available	Available
USART1.CLK	Available	Available		
USART1.CS	Available	Available		
USART1.CTS	Available	Available		
USART1.RTS	Available	Available		
USART1.RX	Available	Available		
USART1.TX	Available	Available		

# 7. QFN32 Package Specifications

# 7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Table 7.1. QFN32 Package Dimensions

Dimension	Min	Тур	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.15	0.20	0.25
D	3.90	4.00	4.10
Е	3.90	4.00	4.10
D2	2.60	2.70	2.80
E2	2.60	2.70	2.80
е	0.40 BSC		
L	0.20	0.30	0.40
К	0.20	_	_
R	0.075	_	0.125
aaa	0.10		
bbb	0.07		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

# Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. QFN32 PCB Land Pattern Dimensions

Dimension	Тур
S	3.21
S1	3.21
е	0.40
W	0.22
L	0.76
W1	2.80
L1	2.80
R	0.11

Dimension Typ

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.
- 5. All pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.101 mm (4 mils).
- 8. The ratio of stencil aperture to land pad size can be 1:1 for the perimeter pads.
- 9. A 2x2 array of 1.10 mm square openings on a 1.30 mm pitch should be used for the center ground pad.
- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.
- 12. Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.

### 7.3 QFN32 Package Marking




Figure 7.3. QFN32 Package Marking

The package marking consists of:

- FFFF The product family codes (BG27 | MG27)
- · PPPPP The product option codes:
  - 1) Security ( C = Secure Vault Mid )
  - · 2-4) Product Feature Codes
  - 5) Flash ( S = 768k )
  - 6) Temperature grade (G = -40 to 85 °C | I = -40 to 125 °C )
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

# 8. QFN40 Package Specifications

# 8.1 QFN40 Package Dimensions




Figure 8.1. QFN40 Package Drawing

Table 8.1. QFN40 Package Dimensions

Dimension	Min	Тур	Max
Α	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.15	0.20	0.25
D	4.90	5.00	5.10
Е	4.90	5.00	5.10
D2	3.55	3.70	3.85
E2	3.55	3.70	3.85
е	0.40 BSC		
L	0.30	0.40	0.50
К	0.20	_	_
R	0.075	_	_
aaa	0.10		
bbb	0.07		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

# Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
- 5. Package external pad (epad) may have pin one chamfer.

## 8.2 QFN40 PCB Land Pattern




Figure 8.2. QFN40 PCB Land Pattern Drawing

Table 8.2. QFN40 PCB Land Pattern Dimensions

Dimension	Тур
S1	4.25
S	4.25
L1	3.85
W1	3.85
е	0.40
W	0.22
L	0.74
R	0.11

Dimension Typ

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 4. The stencil thickness should be 0.101 mm (4 mils).
- 5. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 6. A 3x3 array of 0.90 mm square openings on a 1.20 mm pitch can be used for the center ground pad.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
- 9. Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.

### 8.3 QFN40 Package Marking




Figure 8.3. QFN40 Package Marking

The package marking consists of:

- FFFF The product family codes (BG27 | MG27)
- PPPPPP The product option codes:
  - 1) Security ( C = Secure Vault Mid )
  - · 2-4) Product Feature Codes
  - 5) Flash ( S = 768k )
  - 6) Temperature grade (G = -40 to 85 °C | I = -40 to 125 °C)
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

# 9. Revision History

### **Revision 1.1**

November, 2023

- Added capsense deprecation note to Table 4.38 Analog Comparator (ACMP) on page 72.
- Corrected typical value for DVDD BOD rising threshold in Table 4.40 DVDD BOD on page 75.
- Added footnote to clarify conditions for I<sub>LOAD</sub> in 4.4 Buck-Mode DC-DC Converter and 4.5 Boost-Mode DC-DC Converter.
- Separated startup load current into I<sub>LOAD START</sub> specification in 4.5 Boost-Mode DC-DC Converter.

#### Revision 1.0

August, 2023

- Updated electrical specifications with final characterization results and test limits.
- · Added RF output power plot in 4.27 Typical Performance Curves.

### Revision 0.5

June, 2023

- · Added additional security details to 3.7 Security Features.
- · Updated characterization results with latest data and corrected test conditions.
- Added section 4.4.1 Buck DC-DC Operating Limits.
- · Added 4.6 Coulomb Counter Calibration Load.
- Added supply current, DCDC efficiency, and IADC plots in 4.27 Typical Performance Curves.

#### Revision 0.3


March, 2023

- · Updated characterization results with latest data.
- Added new OPNs to 2. Ordering Information for devices with boost DCDC converter, and updated relevant document sections to include boost DCDC specifications and pinout details.

### Revision 0.2

June, 2022

Initial release.





**IoT Portfolio** www.silabs.com/IoT



**SW/HW** www.silabs.com/simplicity



**Quality** www.silabs.com/quality



**Support & Community** www.silabs.com/community

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these term

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, ThreadArch®, EZLink®, EZRadio®, EZRadio®, Cecko®, Gecko OS, Gecko OS, Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA