

Technical documentation





SN65LBC174, SN75LBC174 SLLS162F – JULY 1993 – REVISED APRIL 2024

SN65LBC174, SN75LBC174 Quadruple Low-power Differential Line Drivers

1 Features

TEXAS

INSTRUMENTS

- Meets or exceeds the standard EIA-485
- Designed for high-speed multipoint transmission on long bus lines in noisy environments
- Supports data rates up to and exceeding ten million transfers per second
- Common-mode output voltage range of –7V to 12V
- · Positive- and negative-current limiting
- Low Power Consumption: 1.5mA Max (output disabled)
- Functionally interchangeable with SN75174

2 Applications

- · Chemical and gas sensors
- Field transmitters: temperature sensors and pressure sensors
- Motor drives: brushless DC and brushed DC
- Temperature sensors and controllers using modbus

3 Description

The SN65LBC174 and SN75LBC174 are monolithic, quadruple, differential line drivers with 3-state outputs. Both devices are designed to meet the requirements of the Electronics Industry Association Standard EIA-485. These devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. Each driver features wide positive and negative common-mode output voltage ranges, current limiting, and thermalshutdown protection, making it suitable for party-line applications in noisy environments. Both devices are designed using LinBiCMOS[™], facilitating ultralow power consumption and inherent robustness.

Both the SN65LBC174 and SN75LBC174 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. These devices offer optimum performance when used with the SN75LBC173 or SN75LBC175 quadruple line receivers. The SN65LBC174 and SN75LBC174 are available in the 16-terminal DIP package (N) and the 20-terminal wide-body small outline integrated circuit (SOIC) package (DW).


The SN75LBC174 is characterized for operation over the commercial temperature range of 0° C to 70° C. The SN65LBC174 is characterized over the industrial temperature range of -40° C to 85° C.


PART NUMBER PACKAGE ⁽¹⁾ PACKAGE SIZE ⁽²⁾						
SN65LBC174	DW	12.8mm × 10.3mm				
	Ν	19.3mm × 9.4mm				
SN75LBC174	DW	12.8mm × 10.3mm				
	Ν	19.3mm × 9.4mm				

Package Information

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
¹ Pin numbers shown are for the N package.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	.1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	5
5.1 Absolute Maximum Ratings	
5.2 Recommended Operating Conditions	5
5.3 Dissipation Rating Table	5
5.4 Thermal Information	6
5.5 Electrical Characteristics	.6
5.6 Switching Characteristics	7
5.7 Typical Characteristics	
6 Parameter Measurement Information	

7 Detailed Description	
7.1 Thermal Characteristics of Ic Packages.	11
7.2 Device Functional Modes	12
8 Device and Documentation Support	13
8.1 Receiving Notification of Documentation	Updates13
8.2 Support Resources	
8.3 Trademarks	13
8.4 Electrostatic Discharge Caution	13
8.5 Glossary	13
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	13



4 Pin Configuration and Functions

1A [1	\bigcup_{16}] V _{CC}] 4A
1Y [2	15] 4A
1Z [3	14] 4Y
1,2EN [4	13] 4Z
2Z 🛛	5	12] 3,4EN
2Y [6	11] 3Z
2A 🛛	7	10] 3Y
GND [8	9] 3A


Figure 4-1. N Package (Top View)

Table 4-1. Pin Functions

PIN			DESCRIPTION		
NAME	NO.		DESCRIPTION		
1A	1	I	Driver 1 input		
1Y	2	0	Driver 1 output		
1Z	3	0	Driver 1 inverted output		
1,2EN	4	I	Active high driver enable channel 1 and 2		
2Z	5	0	Driver 2 inverted output		
2Y	6	0	Driver 2 output		
2A	7	I	ver 2 input		
GND	8	-	Ground pin		
3A	9	I	Driver 3 input		
3Y	10	0	Driver 3 output		
3Z	11	0	Driver 3 inverted output		
3,4EN	12	I	Active high driver enable channel 3 and 4		
4Z	13	0	Driver 4 inverted output		
4Y	14	0	Driver 4 output		
4A	15	I	Driver 4 input		
V _{CC}	16	-	Power pin		

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.





NC – No internal connection

Figure 4-2. DW Package (Top View)

Table 4-2. Pin Functions

PIN			DESCRIPTION	
NAME	NO.		DESCRIPTION	
1A	1	I	Driver 1 input	
1Y	2	0	Driver 1 output	
NC	3	-	No Internal Connection	
1Z	4	0	Driver 1 inverted output	
1,2EN	5	I	ve high driver enable channel 1 and 2	
2Z	6	0	Driver2 inverted output	
NC	7	-	No Internal Connection	
2Y	8	0	ver 2 output	
2A	9	I	iver 2 input	
GND	10	-	Ground pin	
3A	11	I	Driver 3 input	
3Y	12	0	Driver 3 output	
NC	13	-	No Internal Connection	
3Z	14	0	Driver 3 inverted output	
3,4EN	15	I	Active high driver enable channel 3 and 4	
4Z	16	0	Driver 4 inverted output	
NC	17	-	No Internal Connection	
4Y	18	0	Driver 4 output	
4A	19	I	Driver 4 input	
V _{CC}	20	-	Power pin	

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC} ^(see Note 1)	Supply voltage range, see Note ⁽²⁾		-0.3	7	V
Vo	Output voltage range		-10	15	V
V	Voltage range at A, 1/2EN, 3/4EN		-0.3	V _{CC} +0.5	V
P _D	Continuous total power dissipation		Internally limited ⁽²⁾		
т	Operating free-air temperature range:	SN65LBC174	-40	85	°C
IA	Operating nee-an temperature range.	SN75LBC174	0	70	°C
T _{stg}	Storage temperature range		-65	150	°C
T _{lead}	Lead temperature 1,6 mm (1/16 inch) from case 1	or 10 seconds		260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature. NOTE 1: All voltage values are with respect to GND.

5.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
upply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, V _{IH}		2			V
Low-level input voltage, V _{IL}				0.8	V
Voltage at any bus terminal (separately or common-mode), V_{O}	Y or Z			12	V
				-7	v
High-level output current, I _{OH}	Y or Z			-60	mA
Low-level output current, I _{OL}	Y or Z			60	mA
Continuous total power dissipation		See Dissipation Rating Table			ng Table
On another a first statement was T	SN65LBC174	-40		85	°C
Operating free-air temperature, T _A	SN75LBC174	0		70	C

5.3 Dissipation Rating Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125mW	9.0mW/°C	720mW	585mW
Ν	1150mW	9.2mW/°C	736mW	598mW



5.4 Thermal Information

			UNIT
		20 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	66.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	34.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	39.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.9	°C/W
Ψјв	Junction-to-board characterization parameter	39	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	l _l = -18mA				-1.5	V
		R _L = 54Ω, See	SN65LBC174	1.1	1.8	5	
	Differential output voltage ⁽²⁾	Figure 6-1	SN75LBC174	1.5	1.8	5	V
V _{OD}		R _L = 60Ω, See	SN65LBC174	1.1	1.7	5	v
		Figure 6-2	SN75LBC174	1.5	1.7	5	
Δ V _{OD}	Change in magnitude of common-mode output voltage ⁽³⁾					±0.2	V
V _{oc}	Common-mode output voltage	R _L = 54Ω,	See Figure 6-1	-1		3	V
Δ V _{oc}	Change in magnitude of common-mode output voltage ⁽³⁾					±0.2	V
lo	Output current with power off	V _{CC} = 0,	V _O = - 7V to 12V			± 100	μA
l _{oz}	High-impedance-state output current	V _O = - 7V to 12\	/			± 100	μA
I _{IH}	High-level input current	V _I = 2.4V				-100	μA
I _{IL}	Low-level input current	V ₁ = 0.4V				-100	μA
I _{OS}	Short-circuit output current	V _O = -7V to 12V	,			±250	mA
1	Supply current (all drivers)	No load	Outputs enabled			7	mA
I _{CC}			Outputs disabled			1.5	ШA

(1) All typical values are at V_{CC} = 5V and T_A = 25°C.

(2) The minimum V_{OD} specification does not fully comply with EIA-485 at operating temperatures below 0°C. The lower output signal should be used to determine the maximum signal transmission distance.

(3) $\Delta_{|VOD|}$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.




5.6 Switching Characteristics

 $V_{CC} = 5V, T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS			MAX	UNIT
t _{d(OD)}	Differential output delay time	- R _L = 54Ω,	See Figure 6-3	2	11	20	ns
t _{t(OD)}	Differential output transition time			9	15	25	ns
t _{PZH}	Output enable time to high level	R _L = 110Ω,	See Figure 6-3		20	30	ns
t _{PZL}	Output enable time to low level	R _L = 110Ω,	See Figure 6-5		21	30	ns
t _{PHZ}	Output disable time from high level	R _L = 110Ω,	See Figure 6-4		48	70	ns
t _{PLZ}	Output disable time from low level	R _L = 110Ω,	See Figure 6-5		21	30	ns



5.7 Typical Characteristics





6 Parameter Measurement Information




Figure 6-1. Differential and Common-Mode Output Voltages





Figure 6-2. Driver V_{OD} Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1MHz, duty cycle = 50%, t_r ≤ 5ns, t_f ≤ 5ns, Z_O = 50Ω.
- B. C_L includes probe and stray capacitance.

Figure 6-3. Time Waveforms for Driver Differential Output Test Circuit Delay and Transition





Figure 6-4. t_{PZH} and t_{PHZ} Test Circuit and Waveforms

Copyright © 2024 Texas Instruments Incorporated





TEST CIRCUIT

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1MHz, duty cycle = 50%, t_r \leq 5ns, t_f \leq 5ns, Z_O = 50 Ω .
- B. C_L includes probe and stray capacitance.

Figure 6-5. t_{PZL} and t_{PLZ} Test Circuit and Waveforms



7 Detailed Description

7.1 Thermal Characteristics of Ic Packages

 Θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 Θ_{JA} is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 Θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. Θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in Θ_{JA} can be measured between these two test cards

 Θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 Θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with Θ_{JB} in 1-dimensional thermal simulation of a package system.

 Θ_{JB} (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. Θ_{JB} is only defined for the high-k test card.

 Θ_{JB} provides an overall thermal resistance between the die and the PCB. Including a bit for the PCB thermal resistance (especially for BGAs with thermal balls), and can be used for simple 1-dimensional network analysis of package system (see Figure 7-1).




Figure 7-1. Thermal Resistance

Copyright © 2024 Texas Instruments Incorporated



7.2 Device Functional Modes

(1)		OUTPUTS			
INPUT ⁽¹⁾	ENABLE	Y	Z		
Н	Н	Н	L		
L	н	L	Н		
Х	L	Z	Z		

Table 7-1. Functional Tables (Each Driver)

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)




Figure 7-2. Schematic of Inputs and Outputs



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

LinBiCMOS[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (April 2006) to Revision F (April 2024)	Page
•	Changed the numbering format for tables, figures, and cross-references throughout the document	1
•	Added the Thermal Information table	6
•	Changed the $t_{t(OD)}$ MIN value from 10ns to 9ns in the Switching Characteristics	7

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN65LBC174DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	SN65LBC174	
SN65LBC174DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN65LBC174	Samples
SN65LBC174N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN65LBC174N	Samples
SN75LBC174DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	SN75LBC174	
SN75LBC174N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75LBC174N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN75LBC174 :

Military : SN55LBC174


NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.




DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.




DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated