

LM4970 Boomer® Audio Power Amplifier Series Audio Synchronized Color LED Driver

Check for Samples: [LM4970](#)

FEATURES

- Audio Synchronized Color LED Driver
- User Defined LED Pattern, Color, and Intensity Capability
- Programmable:
 - LED Drive Current
 - PWM Frequency
 - High Pass Filter Frequency Select
 - Audio Input Signal Gain
- Eliminates External LED Current Limiting Resistors
- I²C Compatible Interface
- Ultra Low Shutdown Current

APPLICATIONS

- Cell Phones
- Portable MP3, CD, DVD, AAC players
- PDA's

KEY SPECIFICATIONS

- LED Drive Current per Channel ($V_{DD} = 5V$): 42mA (2X Setting)
- Shutdown Current, $V_{DD} = 5V$: 1.5 μA (Typ)

DESCRIPTION

The LM4970 is a LED driver with an audio synchronization mode that virtually eliminates the need for real time software processing for LED lighting effects. The LM4970 includes three individual PWM color LED drivers that provide up to 42mA of current drive for each PWM LED output.

The LM4970 features an audio synchronization mode where the audio input signal that is mixed in from three audio inputs is filtered into three frequency bands, with each frequency band assigned to a specific PWM LED driver.

The PWM LED drivers can also be directly programmed through an I²C compatible interface for applications where user defined LED pattern, color, and intensity programmability is a priority.

The LM4970 also features an audio input gain control which allows the user to increase the gain if the audio input signal does not create a bright enough effect on the LEDs. The LM4970 is a feature rich LED driver that is available in a space saving 14 pin non-pullback WSON package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2005–2013, Texas Instruments Incorporated

Block Diagram





Figure 1. Block Diagram

Connection Diagram



**Figure 2. 14 pin NPK Package (Top View)
See Package Number NPK0014A**

PIN DESCRIPTIONS

Pin	Name	Pin Description
1	FILT	Low Pass Filter Input
2	V _{DD}	Power Supply Pin
3	M _{IN}	Mono Audio Input
4	GND	Ground
5	L _{IN}	Left Audio Input
6	R _{IN}	Right Audio Input
7	I ² C V _{DD}	I ² C Interface Power Supply
8	SDA	I ² C Data
9	SCL	I ² C Clock
10	ADR	I ² C Address Select
11	LED3	LED output 3
12	LGND	LED ground
13	LED2	LED output 2
14	LED1	LED output 1



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Supply Voltage		6.0V
Storage Temperature		−65°C to +150°C
Input Voltage		−0.3V to V _{DD} +0.3V
Power Dissipation ⁽⁴⁾		Internally Limited
ESD Susceptibility ⁽⁵⁾		2000V
ESD Susceptibility ⁽⁶⁾		200V
ESD Susceptibility ⁽⁷⁾		100V
Junction Temperature		150°C
Thermal Resistance	θ _{JA} (NHK0014A) ⁽⁸⁾	57°C/W
	θ _{JC} (NHK0014A)	12°C/W

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA} , and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} - T_A) / θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower.
- (5) Human body model, 100pF discharged through a 1.5k Ω resistor.
- (6) Machine Model, 200pF–220pF discharged through all pins, except pins 13 and 14.
- (7) Machine Model, 200pF–220pF discharge through pins 13 and 14 (LED1 and LED2).
- (8) The given θ_{JA} is for an LM4970SD mounted on a PCB with a 2in² area of 1oz printed circuit board copper ground plane.

Operating Ratings

Temperature Range (T _{MIN} ≤ T _A ≤ T _{MAX})	–40°C ≤ T _A ≤ +85°C
Supply Voltage	2.7V ≤ V _{DD} ≤ 5.5V ⁽¹⁾
	2.5V ≤ I ² C V _{DD} ≤ 5.5V

- (1) V_{DD} may be used to power the LEDs. It may be necessary to drive the LEDs from a boost (V_{DDBOOST}) found within the system.

Control Interface Electrical Characteristics⁽¹⁾⁽²⁾

The following specifications apply for $3V \leq V_{DD} \leq 5V$ unless otherwise specified. Limits apply for $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	LM4970		Units (Limits)
			Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	
t_1	SCL period			2.5	μs (min)
t_2	SDA Setup Time			100	ns (min)
t_3	SDA Stable Time			0	ns (min)
t_4	Start Condition Time			100	ns (min)
t_5	Stop Condition Time			100	ns (min)
V_{IH}	Digital Input High Voltage			$0.7 \times I^2CV_{DD}$	V (min)
V_{IL}	Digital Input Low Voltage			$0.3 \times I^2CV_{DD}$	V (max)

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at $+25^\circ\text{C}$ and represent the parametric norm.
- (4) Limits are ensured to AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.

Color LED Driver Electrical Characteristics $V_{DD} = 5.0V$ ⁽¹⁾⁽²⁾⁽³⁾

The following specifications apply for $V_{DD} = 5.0V$ unless otherwise specified. Limits apply for $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	LM4970		Units (Limits)
			Typical ⁽⁴⁾	Limits ⁽⁵⁾⁽⁶⁾	
I_{DDRGB}	Supply Current		2.5	4	mA (max)
I_{SDRGB}	Shutdown Current	Shutdown Mode	1.5	3.5	μA (max)
I_{LED}	LED Drive Current	.66X current drive setting	14		mA
		1X current drive setting	21		mA
		1.33X current drive setting	30		mA
		2X current drive setting	42	23	mA (min)
f_{PWM}	PWM Frequency	$PWM_F < 1:0 = '01'$	60		Hz
	Input Signal Level Gain Control	Maximum setting	12		dB
		Minimum setting	-11		dB

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to I^2CV_{DD} .
- (4) Typicals are measured at $+25^\circ\text{C}$ and represent the parametric norm.
- (5) Limits are ensured to AOQL (Average Outgoing Quality Level).
- (6) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.

Color LED Driver Electrical Characteristics $V_{DD} = 3.0V^{(1)(2)(3)}$

The following specifications apply for $V_{DD} = 3.0V$ unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	LM4970		Units (Limits)
			Typical ⁽⁴⁾	Limits ⁽⁵⁾⁽⁶⁾	
I_{DDRGB}	Supply Current		2.2	3	mA (max)
I_{SDRGB}	Shutdown Current ⁽³⁾	Shutdown Mode	0.5	2	μA (max)
I_{LED}	LED Drive Current	.66X current drive setting	12		mA
		1X current drive setting	18		mA
		1.33X current drive setting	27		mA
		2X current drive setting	35	21	mA (min)
f_{PWM}	PWM Frequency	PWM_F<1:0> = '01'	60		Hz
	Input Signal Level Gain Control	Maximum setting	12		dB
		Minimum setting	-11		dB

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to I^2CV_{DD} .
- (4) Typicals are measured at $+25^{\circ}C$ and represent the parametric norm.
- (5) Limits are ensured to AOQL (Average Outgoing Quality Level).
- (6) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.

External Components Description

Components		Functional Description
1.	C_i	This is the input coupling capacitor. It blocks the DC voltage and couples the input signal to the amplifier's input terminals. C_{IN} also creates a highpass filter with an internal $20k\Omega$ resistor at $f_c = 1/(2\pi \cdot 20000 \cdot C_i)$.
2.	C_S	This is the supply bypass capacitor. It filters the supply voltage applied to the V_{DD} pin and helps reduce the noise at the V_{DD} pin.
3.	C_{filt}	This capacitor creates a low pass filter with an internal $4k\Omega$ resistor at $f_c = 1/(2\pi \cdot 4000 \cdot C_{filt})$. This pole set at f_c determines the high cutoff frequency for the low band PWM color LED driver output, LED1.

Typical Performance Characteristics⁽¹⁾

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 0.047 μ F, HPF = 3.5kHz setting)




Figure 3.

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 0.068 μ F, HPF = 3.5kHz setting)




Figure 4.

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 0.1 μ F, HPF = 3.5kHz setting)




Figure 5.

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 0.22 μ F, HPF = 3.5kHz setting)




Figure 6.

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 0.47 μ F, HPF = 3.5kHz setting)




Figure 7.

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 0.68 μ F, HPF = 3.5kHz setting)




Figure 8.

(1) Audio input level set at 1V_{RMS}. The input summing amplifier gain is set to 12dB.

Typical Performance Characteristics⁽¹⁾ (continued)

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 1 μ F, HPF = 3.5kHz setting)




Figure 9.

Audio Sync LED Frequency Response
(Left - lowband, Mid - midband, Right - highband)
(Cfilt = 2.2 μ F, HPF = 3.5kHz setting)




Figure 10.

Highpass Filter Frequency Response vs HPF F<1:0> setting
(Top - 3.5kHz setting, Mid - 6.3kHz setting, Bot - 8.9kHz setting)




Figure 11.

Low Pass Filter Frequency Response vs Cfilt
(From Left to Right: Cfilt (μ F) = 2.2, 1.0, 0.68, 0.47, 0.22, 0.1, 0.068, 0.047, No Cfilt)






Figure 12.

APPLICATION INFORMATION

Figure 13. I²C Timing DiagramFigure 14. I²C Bus FormatTable 1. Color LED Driver Chip Address⁽¹⁾

	A7	A6	A5	A4	A3	A2	A1	A0
Chip Address	1	1	1	1	0	1	EC	0
ADR = 0	1	1	1	1	0	1	0	0
ADR = 1	1	1	1	1	0	1	1	0

(1) EC - externally configured by ADR pin

Table 2. Color LED Driver Control Registers

Register Name	D7	D6	D5	D4	D3	D2	D1	D0
Mode Select	0	0	0	MS4	MS3	MS2	MS1	MS0
Frequency Select	0	1	0	FS4	FS3	FS2	FS1	FS0
Pattern Select	0	1	1	PS4	PS3	PS2	PS1	PS0
Current Select	1	0	CS5	CS4	CS3	CS2	CS1	CS0
Gain Select	1	1	GS5	GS4	GS3	GS2	GS1	GS0

Table 3. Mode Select Register

Data Bit	Bit Name	Default Value	Condition	Function
MS0	I ² C_SD	1	0	Enables device power up mode
			1	Enables device shutdown mode
MS1	I ² C_RST	0	0	Enables device normal operation
			1	Enables device RESET, excluding the I ² C register settings
MS2	RAND	1	0	Disables the audio synchronization randomizer
			1	Enables the audio synchronization randomizer
MS3	RSVD	0	0	RESERVED
			1	
MS4	RSVD	0	0	RESERVED
			1	

Table 4. Frequency Select Register

Data Bit	Bit Name	Default Value	Condition	Function	
FS0	PWM_F0	0	0	Programs the oscillation frequency of the PWM. PWM oscillation frequency is set as follows:	
			1	PWM_F<1:0>	PWM Frequency
FS1	PWM_F1	0	0	00	15kHz
				01	60Hz
			1	10	7Hz
				11	4Hz
FS2	RSVD	0	0	RESERVED	
			1		
FS3	HPF_F0	0	0	Programs the internal high pass filter cutoff frequency. High pass filter cutoff frequency is set as follows:	
			1		
FS4	HPF_F1	1	0	HPF_F<1:0>	High Pass Filter Cutoff Frequency
			1	00	3.5kHz
				01	6.3kHz
				10	6.3kHz
				11	8.9kHz

Table 5. Pattern Select Register

Data Bit	Bit Name	Default Value	Condition	Function
PS0	I ² C_SEL	0	0	Enables LED drivers to be controlled by audio synchronization
			1	Enables LED drivers to be controlled through I ² C
PS1	I ² C_LED1	0	0	Disables the LED1 driver, if I ² C_SEL is set
			1	Enables the LED1 driver, if I ² C_SEL is set
PS2	I ² C_LED2	0	0	Disables the LED2 driver, if I ² C_SEL is set
			1	Enables the LED2 driver, if I ² C_SEL is set
PS3	I ² C_LED3	0	0	Disables the LED3 driver, if I ² C_SEL is set
			1	Enables the LED3 driver, if I ² C_SEL is set
PS4	RSVD	0	0	RESERVED
			1	RESERVED

Table 6. Current Select Register

Data Bit	Bit Name	Default Value	Condition	Function	
CS0	ILED1_0	0	0	Programs the current drive of the LED1 driver. Current drive for LED1 is set as follows:	
			1	ILED1<1:0>	Current Drive Setting
CS1	ILED1_1	1	0	00	0.66X
				01	1X
			1	10	1.33X
				11	2X
CS2	ILED2_0	0	0	Programs the current drive of the LED2 driver. Current drive for LED2 is set as follows:	
			1	ILED2<1:0>	Current Drive Setting
CS3	ILED2_1	1	0	00	0.66X
				01	1X
			1	10	1.33X
				11	2X

Table 6. Current Select Register (continued)

Data Bit	Bit Name	Default Value	Condition	Function	
CS4	ILED3_0	0	0	Programs the current drive of the LED3 driver. Current drive for LED3 is set as follows:	
			1	ILED3<1:0>	Current Drive Setting
CS5	ILED3_1	1	0	00	0.66X
				01	1X
			1	10	1.33X
				11	2X

Table 7. Gain Select Register

Data Bit	Bit Name	Default Value	Condition	Function	
GSO	MGAIN0	0	0	Programs the gain response of the midband audio synchronized filter which drives the LED2 PWM color LED driver for the midband audio frequencies. Gain is set as follows:	
			1		
GS1	MGAIN1	1	0	MGAIN<2:0>	Midband Filter Gain
			1		
GS2	MGAIN2	0	1	000	minimum
				001	low
				010	medium
				011	high
				100	maximum
GS3	SGAIN0	0	0	Programs the audio gain of the input summing amplifier. Gain is set as follows:	
			1	SGAIN<2:0>	Input Signal Gain
GS4	SGAIN1	1	0	000	–11dB
			1	001	–6.5dB
GS5	SGAIN2	0	0	010	0dB
				011	3.5dB
			1	100	6dB
				101	10dB
				110	12dB

I²C COMPATIBLE INTERFACE

The LM4970 uses a serial bus which conforms to the I²C protocol to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector) with a pullup resistor (typically 10kΩ). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4970.

The I²C address for the LM4970 is determined using the ADR pin. The LM4970's two possible I²C chip addresses are of the form 111101X₁0 (binary), where X₁ = 0, if ADR is logic low; and X₁ = 1, if ADR is logic high. If the I²C interface is used to address a number of chips in a system, the LM4970's chip address can be changed to avoid any possible address conflicts.

The bus format for the I²C interface is shown in [Figure 14](#). The data is latched in on the rising edge of the clock. The bus format diagram is broken up into six major sections:

The “start” signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the clock level is high.

After the last bit of the address bit is sent, the master checks for the LM4970's acknowledge. The master releases the data line high (through a pullup resistor). Then the master sends a clock pulse. If the LM4970 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not low, then the master should send a "stop" signal (discussed later) and abort the transfer.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must check for another acknowledge to see if the LM4970 received the data.

If the master has more data bytes to send to the LM4970, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes high while the clock signal is high. The data line should be held high when not in use.

AUDIO SYNCHRONIZATION MODE

The LM4970 features an audio synchronization mode where each PWM color LED driver output is dependent on the audio input signal. The audio synchronization mode allows each LED output to react to the amplitude of the audio input signal, according to the LED output's assigned frequency band. Audio synchronization mode is activated by clearing the I2C_SEL bit in the Pattern Select Register.

The audio synchronization filter separates the mixed audio signal into three frequency bands: lowband, midband, and highband. Each frequency band is assigned to a particular PWM LED output, with lowband controlling the duty cycle of the LED1 output, midband controlling the duty cycle of the LED2 output, and highband controlling the duty cycle of the LED3 output. This occurs whenever the audio synchronization randomizer is not turned on. The operation of the audio synchronization randomizer is explained in the [AUDIO SYNCHRONIZATION RANDOMIZER](#) section. The duty cycle of any given LED output is dependent upon the amplitude of the audio signal for its particular frequency band. An increase in the amplitude of the audio signal will increase the duty cycle of the PWM LED driver. LEDs driven with a higher duty cycle results in a brighter lighting effect.

The LM4970 has three single-ended analog audio inputs designated M_{IN} , L_{IN} , and R_{IN} , where mono voice data is routed to M_{IN} and stereo MP3 or stereo FM radio data is routed to L_{IN} and R_{IN} . Audio signals coupled in from M_{IN} , L_{IN} , and R_{IN} are mixed together by an audio input summing amplifier. The gain of the audio input summing amplifier is programmed by the SGAIN<2:0> bits of the Gain Select Register. Increasing the gain of the audio input summing amplifier will increase the intensity of the LEDs in audio synchronization mode.

The pole of the low pass filter band is set by the filter cap, C_{filt} , and an internal 4k Ω resistor. The pole of the high pass filter band is internally set by programming the HPF_F<1:0> bits of the Frequency Select Register. The midband frequency band is a function of the lowband and highband poles. The gain response of the midband frequency band can be set by programming the MGAIN<2:0> bits of the Gain Select Register.

To minimize LED leakage between audio bands, care should be taken when selecting input gain, midband gain, C_{filt} , and LED current drive. There is a trade off between LED brightness and LED leakage in other audio bands. Leakage can be minimized by reducing LED current drive and input gain. Please refer to the frequency response graphs found in the [Typical Performance Characteristics](#) section as a guideline to minimize LED leakage.

AUDIO SYNCHRONIZATION RANDOMIZER

The LM4970 features a randomizer block that randomizes the frequency band assigned to each PWM LED driver during audio synchronization operation. The randomizer is activated by setting the RAND bit in the Mode Select Register. Clearing the RAND bit will disable the randomizer. The randomizer can only be activated when the LM4970 is programmed to audio synchronization mode. The interval at which randomizer assigns a new frequency band is set to occur once every 3.2 seconds. The randomizer ensures that all the colored LEDs will light up over a long duration even if the audio input has a fixed frequency.

I²C PATTERN MODE

The LM4970 features an I²C pattern mode for applications where direct control of the LED outputs is required. I²C pattern mode is activated by setting the I2C_SEL bit in the Pattern Select Register. The LED1 output duty cycle can be programmed to 100% by setting the I2C_LED1 bit in the Pattern Select Register. Clearing the I2C_LED1 bit sets the LED1 output duty cycle to 0%. The LED2 output duty cycle can be programmed to 100% by setting the I2C_LED2 bit in the Pattern Select Register. Clearing the I2C_LED2 bit sets the LED2 output duty cycle to 0%. The LED3 output duty cycle can be programmed to 100% by setting the I2C_LED3 bit in the Pattern Select Register. Clearing the I2C_LED3 bit sets the LED3 output duty cycle to 0%. Color LEDs driven at 100% duty cycle are fully on, and driven at 0% duty cycle are fully off.

PWM FREQUENCY

The PWM frequency of the color LED drivers is programmed through the PWM_F<1:0> bits of the Frequency Select Register. The LM4970 features four different PWM frequency settings: 15kHz, 60Hz, 7Hz, and 4Hz. PWM frequency is analogous to the sampling rate of the audio input signal. A higher PWM frequency setting will result in a more accurate LED representation of the audio input signal in the audio synchronization mode. However, a PWM frequency that is set too high will decrease the ON time of the LED which will result in reduced LED intensity. A PWM frequency setting of 60Hz results in an optimal balance between LED accuracy and intensity.

DRIVING RGB LED MODULES

The LM4970's PWM LED outputs can be used to drive individual color LEDs or RGB LED modules. When driving RGB LED modules in audio synchronization mode, the color and intensity of the RGB LED module will be dependent on the audio input signal. In I²C pattern mode, the RGB LED module can be set to any of seven distinct colors, based on the status of the I2C_LED1, I2C_LED2, and I2C_LED3 bit settings.




Figure 15. Reference Design Board Schematic

Demonstration Board NHK PCB Layout




Figure 16. Recommended NHK PCB Layout:
Top Silkscreen




Figure 17. Recommended NHK PCB Layout:
Top Layer




Figure 18. Recommended NHK PCB Layout:
Bottom Layer

Revision History

Rev	Date	Description
1.1	5/26/06	On Table 2 (pg 8), col D7 for Pattern Select, changed the '1' into '0'.
1.2	04/01/08	Added the last paragraph under the AUDIO SYNCHRONIZATION MODE.
D	05/03/13	Changed layout of National Data Sheet to TI format.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM4970SD/NOPB	Active	Production	WSON (NHK) 14	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L4970

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4970SD/NOPB	WSO	NHK	14	1000	178.0	12.4	3.3	4.3	1.0	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4970SD/NOPB	WSON	NHK	14	1000	208.0	191.0	35.0



NHK0014A



RECOMMENDED LAND PATTERN



DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY



SDA14A (Rev A)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated