







SN74AHC157, SN54AHC157

SCLS345L - MAY 1996 - REVISED JULY 2024

# SNx4AHC157 Quadruple 2-Line To 1-Line Data Selectors/Multiplexers

#### 1 Features

- Operating range 2V to 5.5V
- Latch-up performance exceeds 250mA per JESD
- ESD Protection Exceeds JESD 22:
  - 2000V Human-Body Model (A114-A)
  - 200V Machine Model (A115-A
  - 1000V Charged-Device Model (C101)

#### 2 Description


These quadruple 2-line to 1-line data selectors/ multiplexers are designed for 2V to 5.5V V<sub>CC</sub> operation.

The SNx4AHC157 devices feature a common strobe  $(\overline{G})$  input. When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The devices provide true data.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	D (SOIC, 16)	9.90mm × 6mm	9.90mm × 3.90mm
	DB (SSOP, 16)	6.20mm × 7.8mm	6.20mm × 5.30mm
	N (PDIP, 16)	19.31mm × 9.4mm	19.31mm × 6.35mm
SNx4AHC157	NS (SOP, 16)	5mm × 6.4mm	5mm × 4.4mm
	PW (TSSOP, 16)	5.00mm × 6.4mm	5.00mm × 4.40mm
	DGV (TVSOP, 16)	3.6mm × 6.4mm	3.6mm × 4.4mm
	RGY (VQFN, 16)	4mm × 3.5mm	4mm × 3.5mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features1	6.1 Functional Block Diagram10
2 Description1	6.2 Device Functional Modes10
3 Pin Configuration and Functions3	7 Application and Implementation11
4 Specifications5	7.1 Power Supply Recommendations11
4.1 Absolute Maximum Ratings5	7.2 Layout11
4.2 ESD Ratings5	8 Device and Documentation Support12
4.3 Recommended Operating Conditions5	8.1 Documentation Support (Analog)12
4.4 Thermal Information6	8.2 Receiving Notification of Documentation Updates12
4.5 Electrical Characteristics6	8.3 Support Resources12
4.6 Switching Characteristics, V <sub>CC</sub> = 3.3V ± 0.3V6	8.4 Trademarks12
4.7 Switching Characteristics, V <sub>CC</sub> = 5V ± 0.5V7	8.5 Electrostatic Discharge Caution12
4.8 Noise Characteristics7	8.6 Glossary12
4.9 Operating Characteristics7	9 Revision History12
4.10 Typical Characteristics8	10 Mechanical, Packaging, and Orderable
5 Parameter Measurement Information9	Information13
6 Detailed Description10	



## 3 Pin Configuration and Functions




Figure 3-1. SN54AHC157 J or W Package, SN74AHC157 D, DB, DGV, N, NS, or, PW Package (Top View)





Figure 3-2. SN74AHC157 RGY Package, (Top View)



NC - No internal connection

Figure 3-3. SN54AHC157 FK Package, (Top View)



#### **Table 3-1. Pin Functions**

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	- ITPE(''	DESCRIPTION
Ā/B	1	I	Address select
1A	2	I	Channel 1, data input A
1B	3	I	Channel 1, data input B
1Y	4	0	Channel 1, data output
2A	5	I	Channel 2, data input A
2B	6	I	Channel 2, data input B
2Y	7	0	Channel 2, data output
GND	8	G	Ground
3Y	9	0	Channel 3, data output
3B	10	I	Channel 3, data input B
3A	11	I	Channel 3, data input A
4Y	12	0	Channel 4, data output
4B	13	I	Channel 4, data input B
4A	14	I	Channel 4, data input A
G	15	I	Output strobe, active low
V <sub>CC</sub>	16	Р	Positive supply
Thermal pad <sup>(2)</sup>		_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, G = Ground.

WBQB package only.



## 4 Specifications

#### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V
V <sub>O</sub> (2)	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V <sub>CC</sub> or GND	·		±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 4.2 ESD Ratings

				VALUE	UNIT
\/		Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	V
'	(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101	±1000	, <b>v</b>

## 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AH	C157	SN74AH0	C157	UNIT
			MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 2 V		0.5		0.5	
V <sub>IL</sub>	Low-level Input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage	-	0	5.5	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-0.05		-0.05	
I <sub>OH</sub>	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	μΑ
		V <sub>CC</sub> = 5 V ± 0.5 V		-8		-8	
		V <sub>CC</sub> = 2 V		0.05		0.05	
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	μΑ
		V <sub>CC</sub> = 5 V ± 0.5 V		8		8	
A4/A	land Transition via a sufall note	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	A /
Δt/Δν	input transition rise or fail rate	Input Transition rise or fall rate  V <sub>CC</sub> = 5 V ± 0.5 V		20		20	ns/V
T <sub>A</sub>	Operating free-air temperature	,	-55	125	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74AHC157 SN54AHC157

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### 4.4 Thermal Information

THERMAL METRIC(1)		SNx4AHC157								
		D	DB	DGV	N	NS	PW	RGY	UNIT	
			16							
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	93.8	82	120	67	64	135.9	52.9	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

#### 4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

						T <sub>A</sub> = -55°		T <sub>A</sub> = -40°		T <sub>A</sub> = -40° 125°C		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25°C			125°C		85°C	'	Recomme	nded	UNIT
						SN54AH	C157	SN74AHC157		SN74AHC157		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1		0.1	V
	I <sub>OH</sub> = 4 mA	3 V			0.36		0.5		0.44		0.5	
	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.5		0.44		0.5	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA
Icc	$V_I = V_{CC}$ or $I_O = 0$	5.5 V			4		40		40		40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10			pF

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

#### 4.6 Switching Characteristics, $V_{CC} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range,  $V_{CC} = 3.3V \pm 0.3V$  (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

				-	Τ <sub>Δ</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		D°C TO	T <sub>A</sub> = -40 125			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	I <sub>A</sub> = 2	25°C	123		03		Recommended		UNIT	
	(INPOT)	(OUTPUT)	(001701)	CAPACITANCE	HANCE		SN54A	HC157	SN74AHC157		SN74AHC157		
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	Y	C = 15pF	6.2 <sup>(1)</sup>	9.7 <sup>(1)</sup>	1 <sup>(1)</sup>	11.5 <sup>(1)</sup>	1	11.5	1	11.5		
t <sub>PHL</sub>	AOIB	Ť	C <sub>L</sub> = 15pF	6.2 <sup>(1)</sup>	9.7 <sup>(1)</sup>	1 <sup>(1)</sup>	11.5 <sup>(1)</sup>	1	11.5	1	11.5	ns	
t <sub>PLH</sub>	Ā/ B	Y	C <sub>L</sub> = 15pF	8.4 <sup>(1)</sup>	13.2 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	1	15.5	ns	
t <sub>PHL</sub>	A/ B	, T	OL - 13pi	8.4 <sup>(1)</sup>	13.2 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	1	15.5	115	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 15pF	8.7 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	16	1	16	ns	
t <sub>PHL</sub>	G	, T	CL = 15pr	8.7 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	16	1	16	115	
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50pF	8.7	13.2	1	15	1	15	1	15	ns	
t <sub>PHL</sub>	AUIB	, T	CL = 50pr	8.7	13.2	1	15	1	15	1	15	115	
t <sub>PLH</sub>	Ā/ B	Y	C. = 50pE	10.9	16.7	1	19	1	19	1	19	ns	
t <sub>PHL</sub>	A/ B	ľ	C <sub>L</sub> = 50pF	10.9	16.7	1	19	1	19	1	19	115	

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3V  $\pm$  0.3V (unless otherwise noted) (see Load Circuit And **Voltage Waveforms)** 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	LOAD T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C SN54AHC157		T <sub>A</sub> = -40°C TO 85°C SN74AHC157		T <sub>A</sub> = -40°C TO 125°C Recommended SN74AHC157		UNIT
	(INPOT)	(001701)										
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	G	V	C <sub>1</sub> = 50pF	11.2	17.1	1	19.5	1	19.5	1	19.5	
t <sub>PHL</sub>	G	ľ	C <sub>L</sub> = 50pr	11.2	17.1	1	19.5	1	19.5	1	19.5	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 4.7 Switching Characteristics, $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5V  $\pm$  0.5V (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

				T 3	es°C	T <sub>A</sub> = -5!		T <sub>A</sub> = -4		T <sub>A</sub> = -40 125		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	1A - 4	T <sub>A</sub> = 25°C					Recommended		UNIT
	(1141 01)	(0011 01)	OAI AOITANOL			SN54AI	HC157	SN74A	HC157	SN74A	HC157	
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	C <sub>1</sub> = 15pF	4.1 <sup>(1)</sup>	6.4 <sup>(1)</sup>	1 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1	7.5	1	7.5	ns
t <sub>PHL</sub>	AUIB	r	CL - 15pr	4.1 <sup>(1)</sup>	6.4 <sup>(1)</sup>	1 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1	7.5	1	7.5	115
t <sub>PLH</sub>	Ā/ B	Υ	C <sub>1</sub> = 15pF	5.3 <sup>(1)</sup>	8.1 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	9.5	1	9.5	ns
t <sub>PHL</sub>	Α/ Β	Y	OL - TOPI	5.3 <sup>(1)</sup>	8.1 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	9.5	1	9.5	113
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 15pF	5.6 <sup>(1)</sup>	8.6 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	1	10	ns
t <sub>PHL</sub>	G	'	C <sub>L</sub> = 15pF	5.6 <sup>(1)</sup>	8.6 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	1	10	
t <sub>PLH</sub>	A or B	Υ	C <sub>L</sub> = 50pF	5.6 <sup>(1)</sup>	8.4 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	9.5	1	9.5	ns
t <sub>PHL</sub>	AOIB	'	С[ – 30рі	5.6 <sup>(1)</sup>	8.4 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	9.5	1	9.5	115
t <sub>PLH</sub>	Ā/ B	Υ	C <sub>L</sub> = 50pF	6.8 <sup>(1)</sup>	10.1 <sup>(1)</sup>	1 <sup>(1)</sup>	11.5 <sup>(1)</sup>	1	11.5	1	11.5	ns
t <sub>PHL</sub>	Α/ Β	'	С[ – 30рі	6.8 <sup>(1)</sup>	10.1 <sup>(1)</sup>	1 <sup>(1)</sup>	11.5 <sup>(1)</sup>	1	11.5	1	11.5	115
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 50pF	7.1 <sup>(1)</sup>	10.6 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	1	12	ns
t <sub>PHL</sub>	9	'	CL - 50PF	7.1 <sup>(1)</sup>	10.6 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	1	12	115

#### 4.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

	DADAMETED	SN7	4AHC1	57	LINUT
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>			-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.8		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.

#### 4.9 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	11	pF


Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback




## 4.10 Typical Characteristics

T<sub>A</sub> = 25°C (unless otherwise noted)





#### **5 Parameter Measurement Information**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit And Voltage Waveforms

Product Folder Links: SN74AHC157 SN54AHC157

Copyright © 2024 Texas Instruments Incorporated


Downloaded from Arrow.com.

Submit Document Feedback



## **6 Detailed Description**

## **6.1 Functional Block Diagram**



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

Figure 6-1. Logic Diagram (Positive Logic)

#### **6.2 Device Functional Modes**

**Table 6-1. Function Table** 

	OUTPUT			
G	Ā/B	Α	В	Y
Н	Х	Х	Х	L
L	L	L	Χ	L
L	L	Н	Χ	Н
L	Н	Χ	L	L
L	Н	Χ	Н	Н

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 4.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 $\mu$ f is recommended; if there are multiple  $V_{CC}$  pins, then 0.01 $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 $\mu$ f and a 1 $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 7.2 Layout

#### 7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Layout Diagram are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 7.2.2 Layout Example




Figure 7-1. Example Layout for the SNx4AHC157

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### 8 Device and Documentation Support

#### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHC157	Click here	Click here	Click here	Click here	Click here	
SN74AHC157	Click here	Click here	Click here	Click here	Click here	

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision K (April 2024) to Revision L (July 2024)	Page
• Updated thermal values for R $\theta$ JA: D = 73 to 93.8, RGY = 39 to 52.9, all values in $^{\circ}$ C/W .	6

#### Changes from Revision J (June 2013) to Revision K (April 2024)

Page

- Changed I<sub>OH</sub> maximums from -50 mA to -0.05 μA .....5
- Changed mA (milliamps) to μA (microamps) for I<sub>OH</sub> and I<sub>OL</sub> on Recommended Operating Conditions table....5
- Changed I<sub>OL</sub> maximums from 50 mA to 0.05 μA ......

Product Folder Links: SN74AHC157 SN54AHC157

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



• Updated thermal values for PW package from RθJA = 108 to 135.9, all values in °C/W......6

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 1-May-2025

## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9764201Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No SNPB N/A for Pkg Type -55 to		-55 to 125	5962- 9764201Q2A SNJ54AHC 157FK	
5962-9764201QEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9764201QE A SNJ54AHC157J
5962-9764201QFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9764201QF A SNJ54AHC157W
SN74AHC157D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 125	AHC157
SN74AHC157DBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157
SN74AHC157DGVR	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157
SN74AHC157DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC157
SN74AHC157N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC157N
SN74AHC157NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC157
SN74AHC157PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 125	HA157
SN74AHC157PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HA157
SN74AHC157PWRG3	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	HA157
SN74AHC157RGYR	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157
SNJ54AHC157FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9764201Q2A SNJ54AHC 157FK
SNJ54AHC157J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9764201QE A SNJ54AHC157J
SNJ54AHC157W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9764201QF A SNJ54AHC157W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



www.ti.com 1-May-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC157, SN74AHC157:

Catalog: SN74AHC157

Automotive: SN74AHC157-Q1, SN74AHC157-Q1

Military: SN54AHC157

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects






www.ti.com 1-May-2025

• Military - QML certified for Military and Defense Applications



www.ti.com 28-Mar-2025


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC157DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC157DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC157DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC157DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC157DR	SOIC	D	16	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN74AHC157NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC157PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC157PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC157PWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC157RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 28-Mar-2025



#### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC157DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74AHC157DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74AHC157DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHC157DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHC157DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74AHC157NSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74AHC157PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74AHC157PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AHC157PWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74AHC157RGYR	VQFN	RGY	16	3000	360.0	360.0	36.0





www.ti.com 28-Mar-2025

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9764201Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9764201QFA	W	CFP	16	25	506.98	26.16	6220	NA
SN74AHC157N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC157N	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54AHC157FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC157W	W	CFP	16	25	506.98	26.16	6220	NA



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOF




#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- a. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

#### •

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194



# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## J (R-GDIP-T\*\*)

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)


## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated