SN74SSTVF32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES426A - FEBRUARY 2003 - REVISED MARCH 2003

- Member of the Texas Instruments Widebus™ Family
- Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700; 2.5 V to 2.7 V for PC3200
- Pinout and Functionality Compatible With JEDEC Standard SSTV32852
- Pinout Optimizes 1U DDR DIMM Layout
- 600 ps Faster (Simultaneous Switching)
 Than the JEDEC Standard SSTV32852 in PC2700 DIMM Applications
- 1-to-2 Outputs Support Stacked DDR DIMMs
- One Device Per DIMM Required
- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line

- Outputs Meet SSTL_2 Class I Specifications
- Supports SSTL_2 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the RESET Input
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled circuits, optimized for unterminated DIMM loads, and meet SSTL_2 Class I specifications.

The SN74SSTVF32852 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

ORDERING INFORMATION

TA	PACKA	_{GE} †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	LFBGA – GKF	Tape and reel	SN74SSTVF32852KR	SVF852

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74SSTVF32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES426A - FEBRUARY 2003 - REVISED MARCH 2003

GKF PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	Q2A	Q1A	CLK	CLK	Q1B	Q2B
В	Q3A	V_{DDQ}	GND	GND	V _{DDQ}	Q3B
С	Q5A	Q4A	V_{DDQ}	V_{DDQ}	Q4B	Q5B
D	Q7A	Q6A	GND	GND	Q6B	Q7B
Ε	Q8A	GND	V_{DDQ}	V_{DDQ}	GND	Q8B
F	Q10A	Q9A	V_{DDQ}	V_{DDQ}	Q9B	Q10B
G	Q12A	Q11A	GND	GND	Q11B	Q12B
Н	Q13A	Vcc	V_{DDQ}	V_{DDQ}	Vcc	Q13B
J	Q14A	Q15A	GND	GND	Q15B	Q14B
K	Q17A	Q16A	V_{DDQ}	V_{DDQ}	Q16B	Q17B
L	Q18A	Q19A	GND	GND	Q19B	Q18B
M	Q20A	V_{DDQ}	GND	GND	V_{DDQ}	Q20B
N	Q22A	Q21A	V_{DDQ}	V_{DDQ}	Q21B	Q22B
Р	Q23A	V_{DDQ}	GND	GND	V _{DDQ}	Q23B
R	Q24A	Vcc	RESET	VREF	Vcc	Q24B
Т	D2	D1	D6	D18	D13	D14
U	D4	D3	D10	D22	D15	D16
٧	D5	D7	D11	D23	D19	D17
W	D8	D9	D12	D24	D21	D20


FUNCTION TABLE

	INP	UTS		OUTPUT
RESET	CLK	· · · · · · · · · · · · · · · · · · ·		Q
Н	↑	\downarrow	Н	Н
Н	\uparrow	\downarrow	L	L
Н	L or H	L or H	Х	Q_0
L	X or floating	X or floating	X or floating	L



SCES426A - FEBRUARY 2003 - REVISED MARCH 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} or V _{DDQ}	
Input voltage range, V _I (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	–0.5 V to V _{DDQ} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDQ}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current through each V _{CC} , V _{DDQ} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	36°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 3.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74SSTVF32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES426A - FEBRUARY 2003 - REVISED MARCH 2003

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		V_{DDQ}		2.7	V
\/~~~	Output aupply valtage	PC1600, PC2100, PC2700	2.3		2.7	V
VDDQ	nput voltage AC high-level input voltage AC low-level input voltage DC high-level input voltage DC low-level input voltage	PC3200	2.5		2.7	V
\/	Deference voltage (\(\lambda \) \(\lambda \)	PC1600, PC2100, PC2700	1.15 1.2		1.35	V
VREF	Reference voltage (VREF = VDDQ/2)	PC3200	VDDQ 2.7 2700 2.3 2.7 2.5 2.7 2700 1.15 1.25 1.35 1.25 1.3 1.35 VREF-40mV VREF VREF+40mV 0 VCC VREF+310mV VREF-310mV VREF-310mV VREF-150mV 1.7 0.7 0.97 1.53 360 -8 8	V		
VTT	Termination voltage	-	V _{REF} -40mV	V _{REF}	V _{REF} +40mV	V
٧ _I	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs	V _{REF} +310mV			V
V _{IL}	AC low-level input voltage	Data inputs			V _{REF} -310mV	V
VIH	DC high-level input voltage	Data inputs	V _{REF} +150mV			V
V _{IL}	DC low-level input voltage	Data inputs			V _{REF} -150mV	V
VIH	High-level input voltage	RESET	1.7			V
VIL	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V _{I(PP)}	Peak-to-peak input voltage	CLK, CLK	360			mV
ЮН	High-level output current				-8	A
lOL	Low-level output current				8	mA
TA	Operating free-air temperature		0		70	°C

NOTE 4: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics for PC1600, PC2100, and PC2700 over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		v _{cc} †	MIN	TYP‡	MAX	UNIT
VIK		I _I = -18 mA		2.3 V			-1.2	V
Vall		I _{OH} = -100 μA	2.3 V to 2.7 V	V _{DDQ} -	0.2		V	
VOH		I _{OH} = -8 mA	2.3 V	1.95			V	
Val		I _{OL} = 100 μA	2.3 V to 2.7 V			0.2	V	
VOL		I _{OL} = 8 mA	2.3 V			0.35	V	
II	All inputs	$V_I = V_{CC}$ or GND	_	2.7 V			±5	μΑ
laa	Static standby	RESET = GND	10 - 0	2.7 V			10	μΑ
icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V			35	mA
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				38		μΑ/ MHz
Icc Iccd	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	CLK switching 50% duty cycle, input switching at one-half			7		μΑ/ clock MHz/ D input
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$		2.8	3.3	3.8		
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$		2.5 V	2.5	3	3.5	pF
	RESET	$V_I = V_{CC}$ or GND			3	4	4.5	

[†] For this test condition, V_{DDQ} always is equal to V_{CC} . ‡ All typical values are at V_{CC} = 2.5 V, T_A = 25°C.



SCES426A - FEBRUARY 2003 - REVISED MARCH 2003

electrical characteristics for PC3200 over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		v _{cc} †	MIN	TYP‡	MAX	UNIT
VIK		I _I = -18 mA		2.5 V			-1.2	V
Va		I _{OH} = -100 μA	2.5 V to 2.7 V	V _{DDQ} -	0.2		V	
VOH		I _{OH} = -8 mA	2.5 V	1.95			V	
\/o:		I _{OL} = 100 μA	2.5 V to 2.7 V			0.2	V	
VOL		I _{OL} = 8 mA	2.5 V			0.35	V	
lį	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
laa	Static standby	RESET = GND	I _O = 0	2.7 V			10	μΑ
I CC	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	I O = 0	2.7 V			35	mA
	Dynamic operating – clock only	RESET = V _{CC} , V _I = V _{IH(AC)} or V _{IL(AC)} , CLK and CLK switching 50% duty cycle				38		μΑ/ MHz
VOH VOL II ICC ICC ICCD ICCD ICC ICCD ICC ICC I	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	IO = 0	2.6 V		7		μΑ/ clock MHz/ D input
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$			2.8	3.3	3.8	
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$		2.6 V	2.5	3	3.5	pF
	RESET	$V_I = V_{CC}$ or GND			3	4	4.5	

[†] For this test condition, VDDQ always is equal to VCC.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =	2.5 V V†	V _{CC} = ± 0.1	2.6 V V†	UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency		500		500	MHz		
t _W	Pulse duration, C	1		1		ns		
t _{act}	Differential inputs		22		22	ns		
^t inact	Differential inputs	inactive time (see Note 6)			22		22	ns
	Cotup time	Fast slew rate (see Notes 7 and 9)	Bata hafara OLK↑ OLK	0.75		0.75		20
^t su	t _{SU} Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9		0.9		ns
.	t. Haldtine	Fast slew rate (see Notes 7 and 9)	Data after CLK↑, CLK↓	0.75		0.75		20
th	Hold time	Slow slew rate (see Notes 8 and 9)	Data affer CLK1, CLK4	0.9		0.9		ns

† For this test condition, V_{DDQ} always is equal to V_{CC}.

NOTES: 5. V_{REF} must be held at a valid input level and data inputs must be held low for a minimum time of t_{act} max, after RESET is taken high.

- 6. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken
- 7. For data signal input slew rate ≥1 V/ns.
- 8. For data signal input slew rate ≥0.5 V/ns and <1 V/ns.
- 9. CLK, CLK signals input slew rates are ≥1 V/ns.



[‡] All typical values are at $V_{CC} = 2.6 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SN74SSTVF32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES426A - FEBRUARY 2003 - REVISED MARCH 2003


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.5 V 2 V†	V _{CC} = 2.6 V ± 0.1 V [†]		UNIT
	(1141 01)	(6611-61)	MIN	MAX	MIN	MAX	
f _{max}			500		500		MHz
t _{pd}	CLK and CLK	Q	1.1	2.6	1.1	2.6	ns
^t PHL	RESET	Q		5		5	ns


[†] For this test condition, VDDQ always is equal to VCC.

SCES426A - FEBRUARY 2003 - REVISED MARCH 2003

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, input slew rate = 1 V/ns ±20% (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E. $V_{REF} = V_{DDQ}/2$
- F. $V_{IH} = V_{REF} + 310$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. $V_{IL} = V_{REF} 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

www.ti.com 8-Apr-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74SSTVF32852ZKFR	ACTIVE	LFBGA	ZKF	114	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR
SN74SSTVF32852KR	ACTIVE	BGA MI CROSTA R	GKF	114	1000	TBD	SNPB	Level-3-220C-168 HR

 $^{(1)}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Oct-2009


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74SSTVF32852ZKFR	LFBGA	ZKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1
SN74SSTVF32852KR	BGA MI CROSTA R	GKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74SSTVF32852ZKFR	LFBGA	ZKF	114	1000	346.0	346.0	41.0
SN74SSTVF32852KR	BGA MICROSTAR	GKF	114	1000	346.0	346.0	41.0

ZKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is lead-free. Refer to the 114 GKF package (drawing 4188954) for tin-lead (SnPb).



GKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface Military www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Microcontrollers Telephony microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated