

General Description

The AO6N7S60 has been fabricated using the advanced α MOSTM high voltage process that is designed to deliver high levels of performance and robustness in switching applications.
By providing low $R_{DS(on)}$, Q_g and E_{OSS} along with guaranteed avalanche capability this part can be adopted quickly into new and existing offline power supply designs.

Product Summary


$V_{DS} @ T_{j,max}$	700V
I_{DM}	33A
$R_{DS(on),max}$	0.63 Ω
$Q_{g,typ}$	8.2nC
$E_{oss} @ 400V$	1.9 μ J

100% UIS Tested
100% R_g Tested




DFN5X6



Top View



Bottom View



Top View



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 30	V
Continuous Drain Current $T_C=25^\circ\text{C}$	I_D	7	A
$T_C=100^\circ\text{C}$		4	
Pulsed Drain Current ^C	I_{DM}	33	
Continuous Drain Current $T_A=25^\circ\text{C}$	I_{DSM}	1.2	A
$T_A=70^\circ\text{C}$		0.9	
Avalanche Current ^C	I_{AR}	1.7	A
Repetitive avalanche energy ^C	E_{AR}	43	mJ
Single pulsed avalanche energy ^H	E_{AS}	86	mJ
Power Dissipation ^B $T_C=25^\circ\text{C}$	P_D	104	W
Derate above 25°C		0.8	W/ $^\circ\text{C}$
Power Dissipation ^A $T_A=25^\circ\text{C}$	P_{DSM}	2.3	W
$T_A=70^\circ\text{C}$		1.5	
MOSFET dv/dt ruggedness	dv/dt	100	V/ns
Peak diode recovery dv/dt		20	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A $t \leq 10s$	$R_{\theta JA}$	15	20	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A,D} Steady-State		42	55	$^\circ\text{C/W}$
Maximum Junction-to-Case Steady-State	$R_{\theta JC}$	1	1.2	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V, T _J =25°C	600	-	-	V
		I _D =250μA, V _{GS} =0V, T _J =150°C	650	700	-	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =600V, V _{GS} =0V	-	-	1	μA
		V _{DS} =480V, T _J =150°C	-	10	-	
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±30V	-	-	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =5V, I _D =250μA	2.7	3.3	3.9	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =3.5A, T _J =25°C	-	0.54	0.63	Ω
		V _{GS} =10V, I _D =3.5A, T _J =150°C	-	1.48	1.75	Ω
V _{SD}	Diode Forward Voltage	I _S =3.5A, V _{GS} =0V, T _J =25°C	-	0.82	-	V
I _S	Maximum Body-Diode Continuous Current		-	-	7	A
I _{SM}	Maximum Body-Diode Pulsed Current ^C		-	-	33	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	372	-	pF
C _{oss}	Output Capacitance		-	28	-	pF
C _{o(er)}	Effective output capacitance, energy related ^I	V _{GS} =0V, V _{DS} =0 to 480V, f=1MHz	-	22	-	pF
C _{o(tr)}	Effective output capacitance, time related ^J		-	65	-	pF
C _{rss}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	1.2	-	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	17.5	-	Ω
SWITCHING PARAMETERS						
Q _g	Total Gate Charge	V _{GS} =10V, V _{DS} =480V, I _D =3.5A	-	8.2	-	nC
Q _{gs}	Gate Source Charge		-	2.0	-	nC
Q _{gd}	Gate Drain Charge		-	2.8	-	nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =400V, I _D =3.5A, R _G =25Ω	-	19	-	ns
t _r	Turn-On Rise Time		-	13	-	ns
t _{D(off)}	Turn-Off DelayTime		-	50	-	ns
t _f	Turn-Off Fall Time		-	15	-	ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =3.5A, dI/dt=100A/μs, V _{DS} =400V	-	198	-	ns
I _{rm}	Peak Reverse Recovery Current	I _F =3.5A, dI/dt=100A/μs, V _{DS} =400V	-	18	-	A
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =3.5A, dI/dt=100A/μs, V _{DS} =400V	-	2.4	-	μC

A. The value of R_{θJA} is measured with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

B. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J=25°C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse rating.

G. These tests are performed with device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

H. L=60mH, I_{AS}=1.7A, V_{DD}=150V, Starting T_J=25°C.

I. C_{o(er)} is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}.

J. C_{o(tr)} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics@25°C




Figure 2: On-Region Characteristics@125°C




Figure 3: Transfer Characteristics




Figure 4: On-Resistance vs. Drain Current and Gate Voltage




Figure 5: On-Resistance vs. Junction Temperature




Figure 6: Break Down vs. Junction Temperature

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Body-Diode Characteristics (Note E)




Figure 8: Gate-Charge Characteristics




Figure 9: Capacitance Characteristics




Figure 10: Coss stored Energy




Figure 11: Maximum Forward Biased Safe Operating Area (Note F)




Figure 12: Avalanche energy

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 13: Current De-rating (Note B)




Figure 14: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 16: Single Pulse Power Rating Junction-to-Ambient (Note G)






Figure 17: Normalized Maximum Transient Thermal Impedance (Note G)



The schematic diagram shows a common-source amplifier. The input gate of the DUT MOSFET is driven by a voltage source V_{gs} through a gate resistor R_g . A pulse waveform for V_{gs} is shown at the bottom left. The drain of the DUT MOSFET is connected to a load inductor L and a diode-connected MOSFET. The gate and drain of the diode-connected MOSFET are tied together and connected to a bias voltage V_{gs} . The source of the diode-connected MOSFET is connected to ground. The output voltage V_{ds} is taken across the inductor L , and the drain current I_d is indicated. A DC voltage source V_{DD} is connected to the drain of the diode-connected MOSFET.

