

Voltage Detector with Delay Circuit Built-In

■ GENERAL DESCRIPTION

The XC61H series is a highly accurate, low power consumption CMOS voltage detector with a delay circuit. Detect voltage is accurate with minimal temperature drift. Output configurations are available in both CMOS and N-channel open drain. Since the full delay circuit is built-in, an external delay-time capacitor is not necessary so that high density mounting is possible.



■ APPLICATIONS

- Microprocessor reset circuitry
- System battery life and charge voltage monitors
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- Delay circuitry


■ FEATURES

- Detect Voltage Accuracy** : $\pm 2\%$
- Low Power Consumption** : $1.0 \mu\text{A}$ (TYP.) [$V_{\text{IN}}=2.0\text{V}$]
- Detect Voltage Range** : $1.6\text{V} \sim 6.0\text{V}$ (0.1V increments)
- Operating Voltage Range** : $0.7\text{V} \sim 10.0\text{V}$
- Detect Voltage Temperature Characteristics**
: $\pm 100\text{ppm}/^\circ\text{C}$ (TYP.)
- Built-In Release Delay time**: 1ms (MIN.)
50ms (MIN.)
80ms (MIN.)
- Output Configuration** : N-ch open drain output or CMOS
- Operating Ambient Temperature** : $-30^\circ\text{C} \sim 80^\circ\text{C}$
- Package** : SOT-23
- Environmentally Friendly** : EU RoHS Compliant, Pb Free

■ TYPICAL APPLICATION CIRCUITS ■ TYPICAL PERFORMANCE CHARACTERISTICS

● Release Delay Time (t_{DR}) vs. Ambient Temperature

PIN CONFIGURATION



PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION
SOT-23		
1	V _{SS}	Ground
2	RESETB	Output
3	V _{IN}	Supply Voltage Input

PRODUCT CLASSIFICATION

Ordering Information

XC61H①②③④⑤⑥⑦-⑧^(*)


DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	Output Configuration	C	CMOS output
		N	N-ch open drain output
②③	Detect Voltage (V _{DF})	16 ~ 60	e.g. 2.5V → ②2 , ③5
④	Release Delay Time	1	50ms ~ 200ms
		4	80ms ~ 400ms
		5	1ms ~ 50ms
⑤	Detect Accuracy	2	± 2.0% ^(*)
⑥⑦-⑧ ^(*)	Package (Order Unit)	MR-G	SOT-23 (3000pcs/Reel)

(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.


(*2) No parts are available with an accuracy of ± 1%

BLOCK DIAGRAMS

(1) CMOS output



(2) N-ch open drain output



■ ABSOLUTE MAXIMUM RATINGS

Ta=25°C

PARAMETER	SYMBOL	RATINGS	UNITS	
Input Voltage	V _{IN}	V _{SS} -0.3 ~ 12.0	V	
Output Current	I _{OUT}	50	mA	
Output Voltage	CMOS	V _{SS} -0.3 ~V _{IN} +0.3	V	
	N-ch open drain output	V _{SS} -0.3 ~ 12		
Power Dissipation	SOT-23	P _d	250	mW
Operating Ambient Temperature	T _{opr}	-30 ~ 80	°C	
Storage Temperature	T _{stg}	-40 ~ 125	°C	

■ ELECTRICAL CHARACTERISTICS

Ta = 25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT		
Detect Voltage	V _{DF}		V _{DF(T)} x 0.98	V _{DF(T)}	V _{DF(T)} x 1.02	V	①		
Hysteresis Width	V _{HYS}		V _{DF} x 0.02	V _{DF} x 0.05	V _{DF} x 0.08	V	①		
Supply Current (*1)	I _{SS}	V _{IN} = 1.5V	-	0.9	2.6	μA	②		
		V _{IN} = 2.0V	-	1.0	3.0				
		V _{IN} = 3.0V	-	1.3	3.4				
		V _{IN} = 4.0V	-	1.6	3.8				
		V _{IN} = 5.0V	-	2.0	4.2				
Operating Voltage	V _{IN}	V _{DF} =1.6V~6.0V	0.7	-	10.0	V	①		
Output Current	I _{OUT}	N-ch, V _{DS} = 0.5V	V _{IN} = 1.0V	1.0	2.2	-	mA	③	
			V _{IN} = 2.0V	3.0	7.7	-			
			V _{IN} = 3.0V	5.0	10.1	-			
			V _{IN} = 4.0V	6.0	11.5	-			
			V _{IN} = 5.0V	7.0	13.0	-			
		P-ch, V _{DS} =2.1V (CMOS Output)	V _{IN} = 8.0V		-10.0	-2.0		④	
Leakage Current	CMOS Output (Pch)	I _{LEAK}	V _{IN} =V _{DF} x 0.9, V _{RESETB} =0V		-	-0.01	-	μA	③
	Nch Open Drain Output		V _{IN} =10.0V, V _{RESETB} =10.0V		-	0.01	0.1		
Detect Voltage Temperature Characteristics		ΔV _{DF} / (ΔT _{opr} ·V _{DF})	-30°C ≤ T _{opr} ≤ 80°C		-	±100	-	ppm/°C	①
Release Delay Time (V _D R → RESETB inversion)		t _{DR}	V _{IN} changes from 0.6V to 10V		50	-	200	ms	⑤
			80	-	400				
			1	-	50				

V_{DF} (T) is nominal detect voltage value
Release Voltage: V_DR = V_{DF} + V_{HYS}

(*1) The supply current during power-start until output being stable (during release operation) is 2 μA greater with comparison to the period after the completion of release operation because of the shoot-through current in delay current.

OPERATIONAL EXPLANATION


CMOS output

- ① An input voltage V_{IN} starts higher than the release voltage V_{DR} . Then, V_{IN} voltage will gradually fall. When V_{IN} voltage is higher than detect voltage V_{DF} , output voltage RESETB is equal to the V_{IN} voltage.
*Note that high impedance exists at RESETB with the N-channel open drain output configuration. If the RESETB pin is pulled up, RESETB will be equal to the pull up voltage.
- ② When V_{IN} falls below V_{DF} , RESETB will be equal to ground voltage V_{SS} level (detect state).
* Note that this also applies to N-channel open drain output configurations.
- ③ When V_{IN} falls to a level below that of the minimum operating voltage V_{MIN} , output will become unstable.
*When the output pin is generally pulled up with N-channel open drain output configurations, output will be equal to pull up voltage.
- ④ When V_{IN} rises above the V_{SS} level (excepting levels lower than minimum operating voltage), RESETB will be equal to V_{SS} until V_{IN} reaches the V_{DR} level.
- ⑤ Although V_{IN} will rise to a level higher than V_{DR} , RESETB maintains ground voltage level via the delay circuit.
- ⑥ After taking a release delay time, V_{IN} voltage will be output at the RESETB pin.
*High impedance exists with the N-channel open drain output configuration and that voltage will be dependent on pull up.

Notes:

1. The difference between V_{DR} and V_{DF} represents the hysteresis width.
2. Release delay time (t_{DR}) represents the time it takes until when V_{IN} voltage appears at RESETB pin once the input voltage has exceeded the V_{DR} level.

Timing Chart



■ NOTES ON USE

1. Please use this IC within the stated maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
2. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, irregular oscillation may occur as a result of voltage drops at R_{IN} if load current (I_{OUT}) exists. It is therefore recommend that no resistor be added. (refer to Figure 1 below)
3. When a resistor (R_{IN}) is connected between the V_{IN} pin and the power supply with CMOS output configurations, irrespective of N-ch open drain output configurations, oscillation may occur as a result of shoot-through current at the time of voltage release even if load current (I_{OUT}) does not exist. (refer to Figure 2 below)
4. If a resistor (R_{IN}) must be used, then please use with as small a level of input impedance as possible in order to control the occurrences of oscillation as described above. Further, please ensure that R_{IN} is less than $10k\Omega$ and that C_{IN} is more than $0.1\mu F$, please test with the actual device. However, N-ch open drain output only. (Figure 1).
5. With a resistor R_{IN} connected between the V_{IN} pin and the power supply, the V_{IN} pin voltage will be getting lower than the power supply voltage as a result of the IC's supply current flowing through the V_{IN} pin.
6. Depending on circuit's operation, release delay time of this IC can be widely changed due to upper limits or lower limits of operational ambient temperature.
7. Torex places an importance on improving our products and its reliability.
However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

● Irregular Oscillations

- (1) Irregular oscillation as a result of load current with the CMOS output configuration:

When the voltage applied at power supply, release operations commence and the detector's output voltage increases. Load current (I_{OUT}) will flow through R_L . Because a voltage drop ($R_{IN} \times I_{OUT}$) is produced at the R_{IN} resistor, located between the power supply and the V_{IN} pin, the load current will flow via the IC's V_{IN} pin. The voltage drop will also lead to a fall in the voltage level at the V_{IN} pin. When the V_{IN} pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at R_{IN} will disappear, the voltage level at the V_{IN} pin will rise and release operations will begin over again. Irregular oscillation may occur with this "release - detect - release" repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

- (2) Irregular oscillation as a result of shoot-through current:

Since the XC61H series are CMOS ICs, shoot-through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, irregular oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this shoot-through current (Figure 3).

Since hysteresis exists during detect operations, irregular oscillation is unlikely to occur.




Figure 1 Use of input resistor R_{IN}

NOTES ON USE (Continued)

Irregular Oscillations (Continued)




Figure 2 Irregular Oscillation by output current






Figure 3 Irregular Oscillation by shoot-through current

■ TEST CIRCUITS


● Circuit ①




● Circuit ②




● Circuit ③



● Circuit ④




● Circuit ⑤




*R is not necessary with CMOS output products.

TYPICAL PERFORMANCE CHARACTERISTICS


(1) Supply Current vs. Input Voltage




(2) Detect Voltage, Release Voltage vs. Ambient Temperature



(3) Detect Voltage, Release Voltage vs. Input Voltage




(4) N-Channel Driver Output Current vs. VDS




TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(4) N-Channel Driver Output Current vs. V_{DS} (Continued)




(5) N-Channel Driver Output Current vs. Input Voltage



(6) P-Channel Driver Output Current vs. Input Voltage




(7) Ambient Temperature vs. Release Delay Time (t_{DR})



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Input Voltage vs. Release Delay Time (t_{DR})

XC61HC2712




■ PACKAGING INFORMATION

For the latest package information go to, www.torexsemi.com/technical-support/packages

PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
SOT-23	SOT-23 PKG	SOT-23 Power Dissipation

MARKING RULE

SOT-23



SOT-23
(TOP VIEW)

① represents product series

MARK	PRODUCTS SERIES
8	XC61H*****-G

② standard : represents output configuration and integer number of detect voltage

CMOS output (XC61HC series)

MARK	VOLTAGE (V)
A	1. X
B	2. X
C	3. X
D	4. X
E	5. X
F	6. X

N-channel open drain (XC61HN series)

MARK	VOLTAGE (V)
P	1. X
R	2. X
S	3. X
T	4. X
U	5. X
V	6. X

③ Represents delay time

③ represents decimal number of detect voltage and delay time.

DETECT VOLTAGE (V)	MARK		
	DELAY TIME 50ms~200ms (XC61H***1***-G)	DELAY TIME 80ms~400ms (XC61H***4***-G)	DELAY TIME 1ms~50ms (XC61H***5***-G)
X.0	0	A	N
X.1	1	B	P
X.2	2	C	R
X.3	3	D	S
X.4	4	E	T
X.5	5	F	U
X.6	6	H	V
X.7	7	K	X
X.8	8	L	Y
X.9	9	M	Z

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.