ON Semiconductor

Is Now

To learn more about onsemi™, please visit our website at
www.onsemi.com

FSB50760BSF / FSB50760BSFS

Motion SPM® 5 SUPERFET® Series

ON Semiconductor®

www.onsemi.com



SPM5E−023 / 23LD, PDD STD
CASE MODEJ



SPM5H−023 / 23LD, PDD STD, SPM23−BD
CASE MODEM

General Description

The FSB50760BSF / FSB50760BSFS is an advanced Motion SPM 5 module providing a fully−featured, high−performance inverter output stage for AC Induction, BLDC and PMSM motors such as refrigerators, fans and pumps. These modules integrate optimized gate drive of the built−in MOSFETs (SuperFET technology) to minimize EMI and losses, while also providing multiple on−module protection features including under−voltage lockouts and thermal monitoring. The built−in high−speed HVIC requires only a single supply voltage and translates the incoming logic−level gate inputs to the high−voltage, high−current drive signals required to properly drive the module's internal MOSFETs. Separate open−source MOSFET terminals are available for each phase to support the widest variety of control algorithms.

Features

- UL Certified No. E209204 (UL1557)
- 600 V $R_{DS(ON)}$ = 830 mΩ (Max) SuperFET MOSFET 3−Phase Inverter with Gate Drivers and Protection
- Built−In Bootstrap Diodes Simplify PCB Layout
- Separate Open−Source Pins from Low−Side MOSFETs for Three−Phase Current−Sensing
- Active−HIGH Interface, Works with 3.3 / 5 V Logic, Schmitt−trigger Input
- Optimized for Low Electromagnetic Interference
- HVIC Temperature−Sensing Built−In for Temperature Monitoring
- HVIC for Gate Driving and Under−Voltage Protection
- Isolation Rating: 1500 V_{rms} / min.
- Moisture Senstive Level (MSL) 3
- These Devices are Pb−Free and are RoHS Compliant

Applications

- 3−Phase Inverter Driver for Small Power AC Motor Drives

Related Source

- RD−402: Reference Design for Motion SPM 5 Super− FET Series
- AN−9082 − Motion SPM5 Series Thermal Performance by Contact Pressure
- AN−9082: User's Guide for Motion SPM 5 Series V2

MARKING DIAGRAM



$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Data Code (Year & Week)
&K	= Lot
FSB50760X	= Specific Device Code ⇒ X = SF or SFS

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Packing Type	Quantity
50760BSF	FSB50760BSF	SPM5P−023	Rail	NA	15
50760BSFS	FSB50760BSFS	SPM5Q−023	Tape & Reel	330 mm	450

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise noted)

Symbol	Parameter	Conditions	Rating	Unit
INVERTER PART (Each MOSFET Unless Otherwise Specified)				
V_{PN}	DC Link Input Voltage, Drain−Source Voltage of Each MOSFET		600	V
BV_{DSS}	Drain−Source Voltage	V_{IN} = 0V, I_D = 250 μA	600	V
I_{PN}	Zero−Bias Static Leakage Current	V_{PN} = 400 V, V_{IN} = 0 V, V_{DD} = V_{BS} = 0 V, T_C = T_J = 25°C for all phase	40	μA
*$I_{D\ 25}$	Each MOSFET Drain Current, Continuous	T_C = 25°C	3.6	A
*$I_{D\ 80}$	Each MOSFET Drain Current, Continuous	T_C = 80°C	2.7	A
*I_{DP}	Each MOSFET Drain Current, Peak	T_C = 25°C, PW < 100 μs	9.4	A
*I_{DRMS}	Each FRFET Drain Current, Rms	T_C = 80°C, F_{PWM} < 20 kHz	1.9	A_{rms}
*P_D	Maximum Power Dissipation	T_C = 25°C, For Each MOSFET	14.5	W
CONTROL PART (Each HVIC Unless Otherwise Specified)				
V_{DD}	Control Supply Voltage	Applied Between V_{DD} and COM	20	V
V_{BS}	High−side Bias Voltage	Applied Between V_B and V_S	20	V
V_{IN}	Input Signal Voltage	Applied Between IN and COM	−0.3 ~ V_{DD}+0.3	V
BOOTSTRAP DIODE PART (Each Bootstrap Diode Unless Otherwise Specified.)				
V_{RRMB}	Maximum Repetitive Reverse Voltage		600	V
* I_{FB}	Forward Current	T_C = 25°C	0.5	A
* I_{FPB}	Forward Current (Peak)	T_C = 25°C, Under 1ms Pulse Width	1.5	A
THERMAL RESISTANCE				
$R_{th(j−c)Q}$	Junction to Case Thermal Resistance (Note 1)	Inverter MOSFET part, (Per Module)	2.15	°C/W
TOTAL SYSTEM				
T_J	Operating Junction Temperature		−40 ~ 150	°C
T_{STG}	Storage Temperature		−40 ~ 125	°C
V_{ISO}	Isolation Voltage	60 Hz, Sinusoidal, 1 minute, Connection Pins to Heatsink	1500	V_{rms}

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. For the Measurement Point of Case Temperature T_C, Please refer to Figure 4.
2. Marking " * " Is Calculation Value or Design Factor.
3. Using contiunously under heavy loads or excessive assembly conditions (e.g. the application of high temperature/ current/ voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/ current/ voltage, etc.) are within the absolute maximum ratings and the operating ranges.

PIN DESCRIPTIONS

Pin No.	Pin Name	Pin Description
1	COM	IC Common Supply Ground
2	$V_{B(U)}$	Bias Voltage for U Phase High Side FRFET Driving
3	$V_{DD(U)}$	Bias Voltage for U Phase IC and Low Side FRFET Driving
4	$IN_{(UH)}$	Signal Input for U Phase High−side
5	$IN_{(UL)}$	Signal Input for U Phase Low−side
6	N.C	N.C
7	$V_{B(V)}$	Bias Voltage for V Phase High Side FRFET Driving
8	$V_{DD(V)}$	Bias Voltage for V Phase IC and Low Side FRFET Driving
9	$IN_{(VH)}$	Signal Input for V Phase High−side
10	$IN_{(VL)}$	Signal Input for V Phase Low−side
11	V_{TS}	Output for HVIC Temperature Sensing
12	$V_{B(W)}$	Bias Voltage for W Phase High Side FRFET Driving
13	$V_{DD(W)}$	Bias Voltage for W Phase IC and Low Side FRFET Driving
14	$IN_{(WH)}$	Signal Input for W Phase High−side
15	$IN_{(WL)}$	Signal Input for W Phase Low−side
16	N.C	N.C
17	P	Positive DC−Link Input
18	U, $V_{S(U)}$	Output for U Phase & Bias Voltage Ground for High Side FRFET Driving
19	N_U	Negative DC−Link Input for U Phase
20	N_V	Negative DC−Link Input for V Phase
21	V, $V_{S(V)}$	Output for V Phase & Bias Voltage Ground for High Side FRFET Driving
22	N_W	Negative DC−Link Input for W Phase
23	W, $V_{S(W)}$	Output for W Phase & Bias Voltage Ground for High Side FRFET Driving



4. Source Terminal of Each Low−Side MOSFET is Not Connected to Supply Ground or Bias Voltage Ground Inside Motion SPM 5 product. External Connections Should be Made as Indicated in Figure 3.

Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

ELECTRICAL CHARACTERISTICS (T_J = 25°C, V_{DD} = V_{BS} = 15 V Unless Otherwise Specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
INVERTER PART (Each MOSFET Unless Otherwise Specified)						
BV_{DSS}	Drain−Source Breakdown Voltage	V_{IN} = 0 V, I_D = 1 mA (Note 5)	600	–	–	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{IN} = 0 V, V_{DS} = 600 V	–	–	1	mA
$R_{DS(on)}$	Static Drain−Source On−Resistance	V_{DD} = V_{BS} = 15 V, V_{IN} = 5 V, I_D = 2 A	–	0.59	0.83	Ω
V_{SD}	Drain−Source Diode Forward Voltage	V_{DD} = V_{BS} = 15 V, V_{IN} = 0 V, I_D = −2 A	–	–	1.2	V
t_{ON}	Switching Times	V_{PN} = 300 V, V_{DD} = V_{BS} = 15 V, I_D = 2 A ON / OFF R_G = 1.5 KΩ / 200 Ω V_{IN} = 0 V ↔ 5 V, Inductive Load L= 3 mH High− and Low−Side MOSFET Switching (Note 6)	–	980	–	ns
t_{OFF}			–	1280	–	ns
t_{rr}			–	200	–	ns
E_{ON}			–	110	–	μJ
E_{OFF}			–	13	–	μJ
RBSOA	Reverse−Bias Safe Operating Area	V_{PN} = 400 V, V_{DD} = V_{BS} = 15 V, I_D = I_{DP}, V_{DS} = BV_{DSS}, T_J = 150°C High− and Low−Side MOSFET Switching (Note 7)	Full Square			
CONTROL PART (Each HVIC Unless Otherwise Specified)						
I_{QDD}	Quiescent V_{DD} Current	V_{DD} = 15 V, V_{IN} = 0 V Applied Between V_{DD} and COM	–	–	200	μA
I_{QBS}	Quiescent V_{BS} Current	V_{BS} = 15 V, V_{IN} = 0 V Applied Between $V_{B(U)}$−U, $V_{B(V)}$−V, $V_{B(W)}$−W	–	–	100	μA
I_{PDD}	Operating V_{DD} Supply	V_{DD} − COM V_{DD} = 15 V, f_{PWM} = 20 kHz, Duty = 50%, Applied to One PWM Signal Input for Low−Side	–	–	900	μA
I_{PBS}	Operating V_{BS} Supply Current	$V_{B(U)}$− $V_{S(U)}$, $V_{B(V)}$ − $V_{S(V)}$, $V_{B(W)}$ − $V_{S(W)}$ V_{DD} = V_{BS} = 15 V, f_{PWM} = 20 kHz, Duty = 50%, Applied to One PWM Signal Input for High−Side	–	–	800	μA
UV_{DDD}	Low−Side Undervoltage Protection (Figure 8)	V_{DD} Undervoltage Protection Detection Level	7.4	8.0	9.4	V
UV_{DDR}		V_{DD} Undervoltage Protection Reset Level	8.0	8.9	9.8	V
UV_{BSD}	High−Side Undervoltage Protection (Figure 9)	V_{BS} Undervoltage Protection Detection Level	7.4	8.0	9.4	V
UV_{BSR}		V_{BS} Undervoltage Protection Reset Level	8.0	8.9	9.8	V
V_{TS}	HVIC Temperature sensing voltage output	V_{DD} = 15 V, T_{HVIC} = 25°C (Note 8)	600	790	980	mV
V_{IH}	ON Threshold Voltage	Logic High Level Applied between IN and COM	–	–	2.9	V
V_{IL}	OFF Threshold Voltage	Logic Low Level	0.8	–	–	V
BOOTSTRAP DIODE PART (Each Bootstrap Diode Unless Otherwise Specified)						
V_{FB}	Forward Voltage	I_F = 0.1 A, T_C = 25°C (Note 9)	–	2.5	–	V
t_{rrB}	Reverse Recovery Time	I_F = 0.1 A, T_C = 25°C	–	80	–	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

RECOMMENDED OPERATING CONDITION

Symbol	Parameter	Conditions	Value			Unit
			Min.	Typ.	Max.	
V_{PN}	Supply Voltage	Applied between P and N	–	300	400	V
V_{DD}	Control Supply Voltage	Applied between V_{DD} and COM	13.5	15.0	16.5	V
V_{BS}	High−Side Bias Voltage	Applied between V_B and V_S	13.5	15.0	16.5	V
$V_{IN(ON)}$	Input ON Threshold Voltage	Applied between V_{IN} and COM	3.0	–	V_{DD}	V
$V_{IN(OFF)}$	Input OFF Threshold Voltage		0	–	0.6	V
t_{dead}	Blanking Time for Preventing Arm−Short	V_{DD} = V_{BS} = 13.5 ~ 16.5 V, $T_J \le 150°C$	1.0	–	–	μs
f_{PWM}	PWM Switching Frequency	$T_J \le 150°C$	–	20	–	kHz

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.



Figure 2. Built in Bootstrap Diode Characteristics (Typical)

NOTES:

5. BV_{DSS} is the Absolute Maximum Voltage Rating Between Drain and Source Terminal of Each MOSFET Inside Motion SPM 5 product. V_{PN} Should be Sufficiently Less Than This Value Considering the Effect of the Stray Inductance so that V_{DS} Should Not Exceed BV_{DSS} in Any Case.
6. t_{ON} and t_{OFF} Include the Propagation Delay Time of the Internal Drive IC. Listed Values are Measured at the Laboratory Test Condition, and They Can be Different According to the Field Applications Due to the Effect of Different Printed Circuit Boards and Wirings. Please see Figure 6 for the Switching Time Definition with the Switching Test Circuit of Figure 7.
7. The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 6 for the RBSOA test circuit that is same as the switching test circuit.
8. V_{TS} is only for sensing temperature of module and cannot shutdown MOSFETs automatically.
9. Built in bootstrap diode includes around 15 Ω resistance characteristic. Please refer to Figure 2.



HIN	LIN	Output	Note
0	0	Z	Both FRFET Off
0	1	0	Low side FRFET On
1	0	V_{DC}	High side FRFET On
1	1	Forbidden	Shoot through
Open	Open	Z	Same as (0,0)

10. Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
11. RC coupling (R_5 and C_5) and C_4 at each input of Motion SPM and Micom (Indicated as Dotted Lines) may be used to prevent improper signal due to surge noise.
12. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge voltage. Bypass capacitors such as C_1, C_2 and C_3 should have good high frequency characteristics to absorb high−frequency ripple current.

Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters



13. Attach the thermocouple on top of the heatsink−side of SPM (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.

Figure 4. Case Temperature Measurement



Figure 5. Temperature Profile of V_{TS} (Typical)



Figure 6. Switching Time Definitions



Figure 7. Switching and RBSOA (Single−Pulse) Test Circuit (Low−side)



Figure 8. Under−Voltage Protection (Low−Side)



Figure 9. Under−Voltage Protection (High−Side)



14. About pin position, refer to Figure 1.
15. RC coupling (R_5 and C_5, R_4 and C_6) and C_4 at each input of Motion SPM 5 product and Micom are useful to prevent improper input signal caused by surge noise.
16. The voltage drop across R_3 affects the low side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low side MOSFET. For this reason, the voltage drop across R_3 should be less than 1 V in the steady−state.
17. Ground wires and output terminals, should be thick and short in order to avoid surge voltage and malfunction of HVIC.
18. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high−frequency ripple current.

Figure 10. Example of Application Circuit

PACKAGE DIMENSIONS

SPM5E−023 / 23LD, PDD STD, FULL PACK, DIP TYPE
CASE MODEJ
ISSUE O



NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD
B) ALL DIMENSIONS ARE IN MILLIMETERS
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
D) ( ) IS REFERENCE

SPM5H−023 / 23LD, PDD STD, SPM23−BD (Ver1.5) SMD TYPE
CASE MODEM
ISSUE O





NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD
B) ALL DIMENSIONS ARE IN MILLIMETERS
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
D) ( ) IS REFERENCE



LAND PATTERN RECOMMENDATIONS

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative