






REVISION RECORD		
REV	DESCRIPTION	DRFT
1	UPDATE DIM	Jack 8/05/11'
2	MODIFY NI PLATING SPEC.	Jack 11/11/11'
3	ADD DIMENSION 1.50	Roy 7/03/13'



- ⊗ $\phi 1.05 \times 10$
- $\phi 0.95 \times 9$
- $\phi 0.85 \times 1$

Suggestion: Through hole is $\phi 0.85 + 0.05/-0$

DETACHED LISTS			RoHS Compliant		 Pulse Electronics		FULL RISE ELECTRONIC CO., LTD			
	TOLERANCES EXCEPT AS NOTED				TITLE		THROUGH HOLE			
	MM		DF TO	PETER	DATE	6/11/08'				
	.0 ± 0.25				CHKD		DATE		EMI SFP CAGE ENHANCED FOR PCI	
	.00 ± 0.20									
	.000 ± 0.10									
	ANGLES ± 0.5°		APPVL		DATE		DRAWING NO. CSFPPCAGE001-02-L			
						/PART NO. SFPPCAGE001-02-L		SIZE	REV	
THIRD ANGLE PROJECTION		SCALE : 1:1		DO NOT SCALE DRAWING			SHEET	2	OF 2	