# SN74SSTVF16857 14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

48 **N** D1

47 D2

46 GND

45 V<sub>CC</sub>

44 🛮 D3

43 D4

42 D5

41 D6

40 D7

39 T CLK

38 CLK

37 V<sub>CC</sub>

36 | GND

35 🛮 V<sub>REF</sub>

33 D8

32 D9

31 D10 30 D11

29 D12

28 V<sub>CC</sub>

27 | GND

26 D13

25 D14

34 RESET

**DGG PACKAGE** 

(TOP VIEW)

Q1 [

GND 3

V<sub>DDQ</sub> 4

Q2 **[**] 2

Q3 **1** 5

Q4 **[**] 6

Q5 **1**7

Q6 [] 10

Q7 [] 11

V<sub>DDQ</sub> [] 12

GND [] 13

Q8 **1**14

Q9 **[**] 15

V<sub>DDQ</sub> **[]** 16

GND ∏17

Q10 18

Q11 19 Q12 20

V<sub>DDQ</sub> **□** 21

GND [] 22

Q13 23

Q14 **1**24

GND 8 V<sub>DDQ</sub> 9

SCES411B - AUGUST 2002 - REVISED APRIL 2003

- Member of the Texas Instruments Widebus™ Family
- Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700; 2.5 V to 2.7 V for PC3200
- Pinout and Functionality Compatible With JEDEC Standard SSTV16857
- 600 ps Faster (Simultaneous Switching)
   Than JEDEC Standard SSTV16857 in
   PC2700 DIMM Applications
- Output Edge-Control Circuitry Minimizes Switching Noise in Unterminated DIMM Load
- Outputs Meet SSTL\_2 Class I Specifications
- Supports SSTL\_2 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the RESET Input
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# description/ordering information

This 14-bit registered buffer is designed for 2.3-V to 2.7-V V<sub>CC</sub> operation.

All inputs are SSTL\_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL\_2 Class I specifications.

The SN74SSTVF16857 operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Data are registered at the crossing of CLK going high and  $\overline{\text{CLK}}$  going low.

#### **ORDERING INFORMATION**

TA	PACKA	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG Tape and reel		SN74SSTVF16857GR	SSTVF16857

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated



SCES411B - AUGUST 2002 - REVISED APRIL 2003

## description/ordering information (continued)


The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V<sub>REF</sub>) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

#### **FUNCTION TABLE**

	II	IPUTS		OUTPUT
RESET	CLK	CLK	D	Q
Н	1	$\downarrow$	Н	Н
Н	$\uparrow$	$\downarrow$	L	L
Н	L or H	L or H	Χ	$Q_0$
L	X, or floating	X, or floating	X, or floating	L

## logic diagram (positive logic)



To 13 Other Channels

SCES411B - AUGUST 2002 - REVISED APRIL 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> or V <sub>DDQ</sub>	–0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{DDQ} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDO}$ )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DDQ</sub> )	±50 mA
Continuous current through each V <sub>CC</sub> , V <sub>DDQ</sub> , or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	70°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

# recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		$V_{DDQ}$		2.7	V	
.,	0	PC1600, PC2100, PC2700	2.3		2.7	.,	
$V_{DDQ}$	Output supply voltage	PC3200	2.5		2.7	V	
V	Defended and (V	PC1600, PC2100, PC2700	1.15	1.25	1.35	.,	
$V_{REF}$	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)	PC3200	1.25	1.3	1.35	V	
VI	Input voltage		0		VCC	V	
$V_{IH}$	AC high-level input voltage	Data inputs	V <sub>REF</sub> +310mV			V	
$V_{IL}$	AC low-level input voltage	Data inputs			V <sub>REF</sub> -310mV	V	
$V_{IH}$	DC high-level input voltage	Data inputs	V <sub>REF</sub> +150mV			V	
VIL	DC low-level input voltage	Data inputs			V <sub>REF</sub> -150mV	V	
VIH	High-level input voltage	RESET	1.7			V	
$V_{IL}$	Low-level input voltage	RESET			0.7	V	
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V	
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	360			mV	
lOH	High-level output current	•			-16	mA	
loL	Low-level output current				16	mA	
TA	Operating free-air temperature		0		70	°C	

NOTE 4: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

# SN74SSTVF16857 **14-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES411B - AUGUST 2002 - REVISED APRIL 2003

# electrical characteristics for PC1600, PC2100, and PC2700 over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	TYP	MAX	UNIT		
VIK		I <sub>I</sub> = -18 mA		2.3 V			-1.2	V	
V		I <sub>OH</sub> = -100 μA	2.3 V to 2.7 V	V <sub>DDQ</sub> -	0.2		V		
VOH		$I_{OH} = -8 \text{ mA}$	2.3 V	1.95			V		
\/ - ·		I <sub>OL</sub> = 100 μA		2.3 V to 2.7 V			0.2	V	
VOL		I <sub>OL</sub> = 8 mA	2.3 V			0.35	V		
IĮ	All inputs	= V <sub>CC</sub> or GND		2.7 V			±5	μΑ	
	Static standby	RESET = GND		0.7.1/			10	μΑ	
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V		8	25	mA	
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				28		μΑ/ MHz	
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	I <sub>O</sub> = 0	2.5 V	7			μΑ/ clock MHz/ D input	
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$		2.5	3	3.5			
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$	2.5 V	2.5	3	3.5	pF		
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND			2.3	3	3.5		

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C.

## electrical characteristics for PC3200 over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	TYP	MAX	UNIT		
VIK		$I_I = -18 \text{ mA}$		2.5 V			-1.2	V	
V		$I_{OH} = -100  \mu A$	2.5 V to 2.7 V	V <sub>DDQ</sub> -	0.2		V		
VOH		$I_{OH} = -8 \text{ mA}$	2.5 V	1.95			V		
Voi		$I_{OL} = 100 \mu\text{A}$		2.5 V to 2.7 V			0.2	V	
VOL	_	I <sub>OL</sub> = 8 mA	2.5 V			0.35	V		
lį	All inputs	I = V <sub>CC</sub> or GND		2.7 V			±5	μΑ	
1	Static standby	RESET = GND	],_ 0	271/			10	μΑ	
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$		2.7 V		8	25	mA	
	Dynamic operating – clock only	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle			28		μΑ/ MHz	
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	I <sub>O</sub> = 0	2.6 V		7		μΑ/ clock MHz/ D input	
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$		2.5	3	3.5			
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$	V <sub>ICR</sub> = 1.25 V, V <sub>I(PP)</sub> = 360mV			3	3.5	pF	
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND			2.3	3	3.5	<u> </u>	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.6 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =		V <sub>CC</sub> =	2.6 V V†	UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency			250		250	MHz	
t <sub>W</sub>	Pulse duration, CL	K, CLK high or low	2		2		ns	
t <sub>act</sub>	Differential inputs a	active time (see Note 5)		22		22	ns	
tinact	Differential inputs i	nactive time (see Note 6)			22		22	ns
	Outro Car	Fast slew rate (see Notes 7 and 9)	B	0.75		0.75		
t <sub>su</sub>	Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9		0.9		ns
4.	Hold time	Fast slew rate (see Notes 7 and 9)	Data after CLK↑, CLK↓	0.75		0.75		
th	Hold time	Slow slew rate (see Notes 8 and 9)	Data after CLK1, CLK↓	0.9		0.9		ns

 $<sup>^{\</sup>dagger}$  For this test condition,  $V_{\mbox{\scriptsize DDQ}}$  always is equal to  $V_{\mbox{\scriptsize CC}}.$ 

NOTES: 5. VREF must be held at a valid input level and data inputs must be held low for a minimum time of tact max, after RESET is taken high.

- 6. V<sub>REF</sub>, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t<sub>inact</sub> max, after RESET is taken
- 7. For data signal input slew rate ≥1 V/ns.
- 8. For data signal input slew rate ≥0.5 V/ns and <1 V/ns.
- 9. CLK, CLK signals input slew rates are ≥1 V/ns.

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> =	2.5 V 2 V†	V <sub>CC</sub> = 2.6 V ± 0.1 V <sup>†</sup>		UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			250		250		MHz
t <sub>pd</sub> ‡	CLK and CLK	Q	1.1	2.6	1.1	2.6	ns
<sup>t</sup> PHL	RESET	Q		5		5	ns

<sup>†</sup> For this test condition, VDDQ always is equal to VCC.



<sup>‡</sup> Single bit switching

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O}$  = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $V_{REF} = V_{DDQ}/2$
- F.  $V_{IH} = V_{REF} + 310$  mV (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
- G.  $V_{IL} = V_{REF} 310$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
- H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74SSTVF16857GR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTVF16857
SN74SSTVF16857GR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTVF16857

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 27-Jun-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTVF16857GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Jun-2025




### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN74SSTVF16857GR	TSSOP	DGG	48	2000	367.0	367.0	45.0



SMALL OUTLINE PACKAGE



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated