Low Voltage Synchronous Buck Controller with Light Load Efficiency and Transient Enhancement

The NCP1589L is a low cost PWM controller designed to operate from a 5 V or 12 V supply. This device is capable of producing an output voltage as low as 0.8 V and converting voltage from as low as 2.5 V. It is easy to operate and provides an optimal level of integration to reduce size and cost of the power supply. It operates in Ramp Pulse Modulation mode for superior load step and release response. In addition to fast transient response, it also includes a 1.5 A gate driver design and light load efficiency features such as adaptive non-overlap circuitry and diode emulation. It normally operates at a range of 200-500 kHz in continuous current conduction mode, which reduces with current at light load for further power saving. Protection features include programmable overcurrent protection, output overvoltage and undervoltage protection and input undervoltage lockout (UVLO).

Features

- V_{CC} Range from 4.5 V to 13.2 V
- Adjustable Operating frequency
- Boost Pin Operates to 35 V
- Ramp Pulse Modulation Control
- Precision 0.8 V Internal Reference
- Adjustable Output Voltage
- Internal 1.5 A Gate Drivers
- 80% Max Duty Cycle
- Input Under Voltage Lockout
- Programmable Current Limit
- Adaptive Diode Mode Emulation in Light Load
- This is a Pb-Free Device

Applications

- · Graphics Cards
- Desktop Computers
- Servers / Networking
- DSP & FPGA Power Supply
- DC-DC Regulator Modules



ON Semiconductor®

http://onsemi.com



DFN₁₀ **CASE 485C**



1589L

ALYW

= Specific Device Code

Assembly Location


Pb-Free Device

Wafer Lot

Work Week

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|--------------------|-----------------------|
| NCP1589LMNTWG | DFN10 (Pb-Free) | 3000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Typical Application Diagram




Figure 2. Detailed Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. | Symbol | Description |
|---------|----------|--|
| 1 | воот | Supply rail for the floating top gate driver. To form a boost circuit, use an external diode to bring the desired input voltage to this pin (cathode connected to BOOT pin). Connect a capacitor (C_{BOOT}) between this pin and the LX pin. Typical values for C_{BOOT} range from 0.1 μ F. Ensure that C_{BOOT} is placed near the IC. |
| 2 | LX | Switch node pin. This is the reference for the floating top gate driver. Connect this pin to the source of the top MOSFET. Also used for low side MOSFET R _{DS(on)} current detection and diode emulation. |
| 3 | UG | Top gate MOSFET driver pin. Connect this pin to the gate of the top N-channel MOSFET. |
| 4 | LG | Bottom gate MOSFET driver pin. Connect this pin to the gate of the bottom N-channel MOSFET. Also used to set the overcurrent limit. |
| 5 | GND | IC ground reference. All control circuits are referenced to this pin. Connect to FLAG. |
| 6 | VCC | Supply rail for the internal circuitry. Operating supply range is 4.5 V to 13.2 V. Decouple with a 1 μ F capacitor to GND. Ensure that this decoupling capacitor is placed near the IC. Also low–side MOSFET drive voltage. |
| 7 | COMP/DIS | Compensation Pin. This is the output of the error amplifier (EA) and the non-inverting input of the PWM comparator. Use this pin in conjunction with the FB pin to compensate the voltage-control feedback loop. Pull this pin low for disable. |
| 8 | FB | This pin is the inverting input to the error amplifier. Use this pin in conjunction with the COMP pin to compensate the voltage-control feedback loop. Connect this pin to the output resistor divider (if used) or directly to V _{out} . |
| 9 | VORPM | Output voltage information for RPM threshold |
| 10 | PGOOD | Power Good output. Pulled Low if VFB is outside ±10% of 0.8 V V _{ref} . |

ABSOLUTE MAXIMUM RATINGS

| Pin Name | Symbol | V _{MAX} | V _{MIN} |
|--|-----------|--|------------------------------------|
| Main Supply Voltage Input | VCC | 15 V | -0.3 V |
| Bootstrap Supply Voltage Input | воот | 35 V wrt/GND 40 V < 100 ns 15 V wrt/LX | -0.3 V -0.3 V -0.3 V |
| Switching Node (Bootstrap Supply Return) | (X) | 35 V 40 V for < 100 ns | −5 V −10 V for < 200 ns |
| High-Side Driver Output (Top Gate) | UG | 30 V wrt/GND 15 V wrt/LX 40 V for < 100 ns | -0.3 V wrt/LX -5 V for < 200 ns |
| Low-Side Driver Output (Bottom Gate) | LG | 15 V | −0.3 V −5 V for < 200 ns |
| Feedback, VORPM | FB, VORPM | 6.0 V | -0.3 V |
| COMP/DIS S | COMP/DIS | 5.5 V | -0.3 V |
| PGOOD | PGOOD | 7 V | -0.3 V |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | |
|---|------------------|-------------|------|--|
| Thermal Resistance, Junction-to-Ambient | $R_{	hetaJA}$ | 165 | °C/W | |
| Thermal Resistance, Junction-to-Case | $R_{	heta JC}$ | 45 | °C/W | |
| Operating Junction Temperature Range | T _J | 0 to 150 | °C | |
| Operating Ambient Temperature Range | T _A | 0 to 95 | °C | |
| Storage Temperature Range | T _{stg} | -55 to +150 | °C | |
| Moisture Sensitivity Level | MSL | 1 | - | |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 $\label{eq:characteristics} \textbf{ELECTRICAL CHARACTERISTICS} \; (0 ^{\circ}\text{C} < \text{T}_{\text{A}} < 95 ^{\circ}\text{C}; \; 4.5 \; \text{V} < [\text{BOOT-LX}] < 13.2 \; \text{V}, \; 4.5 \; \text{V} < \text{BOOT} < 30 \; \text{V}, \; 0 \; \text{V} < \text{LX} < 21 \; \text{V}, \; C_{TG} = C_{BG} = 1.0 \; \text{nF, for min/max values unless otherwise noted.}$

| Characteristic | Conditions | Min | Тур | Max | Unit |
|---|--|------------|------|------|------|
| V _{CC} Input Voltage Range | | 4.5 | | 13.2 | V |
| BOOT Voltage Range | 13.2 V wrt LX | 4.5 | | 30 | V |
| dV/dt on V _{CC} | | -10 | | 10 | V/μs |
| VREF AND ERROR AMPLIFIER | | | | | |
| Reference Voltage | Vref | | 0.8 | | V |
| Output Voltage Accuracy | Reference and Error Amplifier Excluding External Resistive Divider Tolerance | -1.0 | | 1.0 | % |
| SUPPLY CURRENT | | | | | |
| V _{CC} Quiescent Supply Current | No Switching, V _{CC} = 13.2 V | | 2.5 | 3.8 | mA |
| BOOT Quiescent Current | No Switching | 0.1 | | 100 | μΑ |
| UNDERVOLTAGE LOCKOUT | | | | | |
| V _{CC} UVLO Threshold | V _{CC} Rising | | 4.4 | CI | V |
| V _{CC} UVLO Threshold | V _{CC} Falling | | 4.0 | SI | V |
| V _{CC} UVLO Hysteresis | V _{CC} Rising or V _{CC} Falling | | 400 | | mV |
| SWITCHING REGULATOR | | | IN | | |
| Ramp Slope | | | 0.5 | | V/μs |
| Ramp-Amplitude Voltage | | OR' | 1.50 | | V |
| Minimum Duty Cycle | | , O, | 0 | 7 | % |
| Maximum Duty Cycle | | 70 | 83 | 92 | % |
| LG Minimum on Time | 2000 | 200 | B. | 350 | ns |
| ERROR AMPLIFIER | WELL ONLY | PI | | | |
| Open Loop DC Gain (Note 1) | 11 - 1/1/21 | 80 | 120 | | dB |
| Output Source Current Output Sink Current | $V_{fb} < 0.8 \text{ V}$ $V_{fb} > 0.8 \text{ V}$ | 2.0 2.0 | | | mA |
| Unity Gain Bandwidth (Note 1) | RENTE | 15 | | | MHz |
| Disable Threshold | (0, 0, 1/2) | 0.7 | 0.8 | 0.9 | V |
| Output Source Current During Disable | | | 10 | 40 | μΑ |
| GATE DRIVERS | 12 NI | | | | |
| Upper Gate Source | BOOT – LX = 5 V | 1.5 | | | Α |
| Upper Gate Sink | BOOT – LX = 5 V | | 1.8 | | Ω |
| Lower Gate Source | V _{CC} = 5 V | 1.5 | | | Α |
| Lower Gate Sink | V _{CC} = 5 V | | 1.2 | | Ω |
| UG Falling to LG Rising Delay Tdead1 (Note 1) | V _{CC} = 12 V, UG-LX < 1.0 V, LG > 1.0 V Only Valid for CCM Operating Mode | | 20 | 30 | ns |
| LG Falling to UG Rising Delay Tdead2 (Note 1) | V _{CC} = 12 V, LG < 1.0 V, UG > 1.0 V Only Valid for CCM Operating Mode | | 20 | 30 | ns |
| UG Internal Resistor to LX | Unbiased, BOOT - LX = 0 | | 45 | | kΩ |
| LX Internal Resistor to GND | | | 45 | | kΩ |
| SOFT-START | | | | | |
| Soft-Start Time | $V_{CC} > 4.5 \text{ V, COMP} \ge \text{Disable Threshold}$ | | 2.0 | 2.6 | ms |
| Enable to Soft-Start Delay (Note 1) | V _{CC} > 4.5 V, COMP Rises and Crosses Disable Threshold | | | 500 | μs |

^{1.} Guaranteed by design but not tested in production.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (0^{\circ}\text{C} < \text{T}_{A} < 95^{\circ}\text{C}; \ 4.5 \ \text{V} < [BOOT-LX] < 13.2 \ \text{V}, \ 4.5 \ \text{V} < BOOT < 30 \ \text{V}, \ 0 \ \text{V} < LX < 21 \ \text{V}, \ C_{TG} = C_{BG} = 1.0 \ \text{nF, for min/max} \ \text{values unless otherwise noted.}$

| Characteristic | Conditions | Min | Тур | Max | Unit |
|--|---|------------|------|------|------|
| POWER GOOD INCLUDING OVP AND UV | /P THRESHOLD | | | | |
| Output Voltage | Logic Low, Sinking 4 mA | | | 0.4 | V |
| Overvoltage until PGOOD goes low | | | 880 | 902 | mV |
| Undervoltage until PGOOD goes low | | 698 | 720 | | mV |
| PGOOD High Upper Limit Hysteresis | | | 16 | | mV |
| PGOOD High Lower Limit Hysteresis | | | 16 | | mV |
| OVP Threshold to Part Disable | | 950 | 1000 | 1030 | mV |
| UVP Threshold to Part Disable | | 570 | 600 | 630 | mV |
| Power Good Delay (Note 1) | | | | 1.0 | μs |
| ZERO CURRENT DETECTION (LX Pin) | | | | | |
| Zero Current Detection Blank Timer after TG < 1.0 V | LX > 50 mV, LG on time | 200 | 250 | 350 | ns |
| Capture Time for LX Voltage (Note 1) | Time to Capture LX Voltage Once LG is < 1.0 V | | | 540 | ns |
| ZERO CURRENT V _{th} ADJUSTMENT DETE | ECTION (LX Pin) | | N | ~ | |
| Negative LX Detection Voltage | Vbdls | 200 | 300 | 400 | mV |
| Positive LX Detection Voltage | Vbdhs | 0.2 | 0.5 | 1.0 | V |
| Time for V _{th} Adjustment and Settling Time | 300 kHz | 3.0 | 100 | 3.7 | μs |
| Zero Current Detection Blank Timer after LG < 1.0 V (Note 1) | Blanking Time After LG is < 1.0 V | nse | 710 | 40 | ns |
| Initial Negative Current Detection Threshold Voltage Setpoint (Note 1) | LX-GND, Includes ±2 mV Offset Range | -5.0 | -3.0 | -1.0 | mV |
| V _{th} Adjustable Range (Note 1) | 100 | 1 6 | 0 | 15 | mV |
| OVERCURRENT PROTECTION | COMCI | | | | |
| OC Current Source | Sourced from LG pin, before SS | 9.5 | 10 | 10.5 | μΑ |
| OCP Programming Time | $V_{CC} > 4.5 \text{ V}, R_{oscset} = 60 \text{ k}\Omega$ | 1.0 | | 5.0 | ms |

^{1.} Guaranteed by design but not tested in production.




Figure 3. Dead Time Definition

APPLICATIONS INFORMATION

Overcurrent Protection (OCP)

The NCP1589L monitors the voltage across the low side MOSFET and used this information to determine if there is excessive output current. The voltage across the low side MOSFET is measured from the LX pin when it is conducted, and is referenced to ground. The overcurrent measurement is timed to occur at the end of the low side MOSFET conduction period.

If the voltage drop across the bottom MOSFET exceeds the overcurrent protection threshold, then an internal counter is triggered and incremented. If the voltage drop does not exceed the threshold for the next cycle, the internal counter will be reset. The NCP1589L will latch the over current protection fault condition after 4 consecutive cycles of overcurrent events.

When the NCP1589L latches an overcurrent protection fault, both the high side and low side MOSFETs are turned off. To reset the overcurrent protection fault, the power to the $V_{\rm CC}$ pin must be cycled.

The overcurrent threshold can be set externally, by varying the R_{OCSET} resistor shunted from low side gate pin to ground. During power on reset, after the V_{CC} and BOOT pins both pass the undervoltage lockout threshold, the NCP1589L will source a 10 μA current from LG pin through the R_{OCSET} resistor and produce a voltage. This voltage will be sampled and locked by the device as the overcurrent protection threshold. For example, if R_{OCSET} is set to $10\,k\Omega$, the 10 μA of current will yield a 100 mV threshold, and if the voltage across the low side MOSFET exceeds 100 mV at the end of the its conduction period, an overcurrent event will be detected. The OCP threshold is only associated with power on reset, and won't be wiped out by pulling COMP pin down (disabling the part).

If the R_{OCSET} resistor is not present, the overcurrent protection threshold will max out at 640 mV. The recommended range for R_{OCSET} is 5 k Ω to 60 k Ω which yields a threshold voltage range of 50 mV to 600 mV.

Internal Soft-Start

To prevent excess inrush current during startup, the NCP1589L uses a calibrated current source with an internal soft–start capacitor to ramp the reference voltage from 0 V to 800 mV over a period of around 4 ms. The soft–start ramp generator will reset if the input power supply voltages reach the undervoltage lockout threshold, or if the NCP1589L is disabled by having the COMP pin pulled low.

Startup into a Precharged Load

During a startup, the NCP1589L will detect the residual charge on the output capacitors. Instead of fully discharging the capacitors, the soft–start will begin from the precharged output voltage level. For example, if the NCP1589L is configured to provide a regulated output voltage of 2.5 V, the normal soft–start sequence will ramp the output voltage

from 0 to 2.5 V in 4.2 ms; however if the output capacitors already has 1.2 V voltage, the NCP1589L will not discharge the capacitors, instead the soft–start sequence will begin at 1.2 V and then ramp the output up to 2.5 V.

Power Good

The PGOOD pin is an open drain connection, with an active high output to signal the condition of the converter. PGOOD is pulled low during soft–start cycle, and if there is overvoltage or undervoltage fault. If the voltage on the FB pin is within $\pm 10\%$ of V_{ref} (800 mV) then the PGOOD pin will not be pulled low. The PGOOD pin does not have an internal pull-up resistor.

Overvoltage Protection (OVP)

If the voltage on the FB pin exceeds the overvoltage threshold (1000 mV, 125% of $V_{\rm ref}$), the NCP1589L will latch an overvoltage fault. During an overvoltage fault event the UG pin will be pulled low, and the LG pin will stay high until the voltage on the FB pin goes below $V_{\rm ref}/2$ (400 mV). If the overvoltage fault condition stays, the NCP1589L will continue drive the LG pin, LG will go high if FB exceeds 1000 mV, then go low when FB is below 400 mV. The power of the NCP1589L needs to be cycled up to clear the overvoltage fault.

Undervoltage Protection (UVP)

If the voltage on the FB pin falls below the undervoltage threshold after the soft-start cycle completes, then the NCP1589L will latch an undervoltage fault. During an undervoltage fault, both the UG and LG pins will be pulled low. Toggling power or COMP pin will reset the undervoltage protection unit.

VORPM (RPM threshold)

The NCP1589L runs in RPM mode, its switching frequency is controlled by COMP ripple voltage and RPM threshold. The VORPM pin is connected to the output voltage through an external divider. This voltage value is proportional to the output voltage and sets the RPM threshold voltage internally with input voltage information obtained through the switch node. The internal RPM threshold voltage (DTH) is a function of both V_{out} and V_{in} .

$$DTH = \frac{V_{out} \times \frac{R9}{R10 + R9}}{V_{in}} \times V_{ramp} + V_{offset}$$
 (eq. 1)

Where R9/R10 (Figure 1) is the input voltage divider of VORPM pin V_{ramp} is the internal ramp amplitude, V_{offset} is the offset voltage of the threshold.

Each time when COMP voltage exceeds RPM threshold voltage, an internal ramp signal is started and UG is driven high. When the internal ramp intercepts with COMP voltage, the UG pin is reset low. The NCP1589L system operates at pseudo-fixed frequency in continuous current

conduction mode. The output frequency can be determined by the following equation:

$$\mathsf{F}_{SW} = \frac{\mathsf{k1} \times \mathsf{Ramp_slope}}{\left(\frac{\mathsf{V}_{\mathsf{out}} \times \frac{\mathsf{R9}}{\mathsf{R10} + \mathsf{R9}}}{\mathsf{V}_{\mathsf{in}}} \times \mathsf{V}_{\mathsf{ramp}} + \mathsf{V}_{\mathsf{offset}}\right)} \times \frac{1}{1 + \mathsf{k2}} \times \frac{\mathsf{V}_{\mathsf{out}}}{\mathsf{V}_{\mathsf{in}}}$$
(eq. 2)

Where k1, k2 is an internal trimmed value; by default, k1 = 1, k2 = 0, Ramp_slope = 0.5 V/ μ s, V_{ramp} = 1.5 V, V_{offset} = 20 mV.

Light Load Operation

In continuous current conduction mode, the operating frequency of the NCP1589L is almost constant. In light load, it runs in a discontinuous current mode with a scaled-down frequency as a function of the load current. Internal zero current detection threshold will change adaptively to ensure

the minimum amount of diode conduction period to further reduce the converter power consumption in the light load condition.

Feedback Voltage

The NCP1589L allows the output voltage to be adjusted from 0.8~V to 5~V via an external resistor divider network (R1, R4 in Figure 1). The controller will try to maintain 0.8~V at the FB pin. Thus, if a resistor divider circuit was placed across the feedback pin to V_{out} , the controller will regulate the output voltage in proportion to the resistor divider ratio in order to maintain 0.8~V at the FB pin. The relation between the resistor divider network and the output voltage is show in the following equation:

$$R4 = R1 \times \left(\frac{V_{ref}}{V_{out} - V_{ref}}\right) = R1 \times \left(\frac{0.8 \text{ V}}{V_{out} - 0.8 \text{ V}}\right) \text{ (eq. 3)}$$





Figure 4. Typical Startup Sequence

PACKAGE DIMENSIONS



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative