



**3.3V, 3.2Gbps CML Limiting Post Amplifier
with High Gain TTL Loss-of-Signal**

General Description

The SY88343BL low-power limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs) that are AC-coupled. The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88343BL quantizes these signals and outputs CML-level waveforms.

The SY88343BL operates from a single +3.3V power supply, over temperatures ranging from -40°C to $+85^{\circ}\text{C}$. With its wide bandwidth and high gain, signals with data rates up to 3.2Gbps and as small as 5mV_{PP} can be amplified to drive devices with CML inputs or AC-coupled CML/PECL inputs.

The SY88343BL generates a high-gain loss-of-signal (LOS) open-collector TTL output. The LOS function has a high gain input stage for increased sensitivity. A programmable loss-of-signal level set pin (LOS_{LVL}) sets the sensitivity of the input amplitude detection. LOS asserts high if the input amplitude falls below the threshold set by LOS_{LVL} and de-asserts low otherwise. The enable bar input ($/\text{EN}$) de-asserts the true output signal without removing the input signal. The LOS output can be fed back to the $/\text{EN}$ input to maintain output stability under a loss-of-signal condition. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

Datasheet and support documentation can be found on Micrel's web site at: www.micrel.com.

Features

- Single 3.3V power supply
- DC to 3.2Gbps operation
- Low-noise CML data outputs
- High gain LOS
- Chatter-free Open-Collector TTL Loss-of-Signal (LOS) output with internal $4.75\text{k}\Omega$ pull-up resistor
- TTL $/\text{EN}$ input
- Programmable LOS level set (LOS_{LVL})
- Ideal for multi-rate applications
- Available in a tiny 10-pin EPAD-MSOP and 16-pin QFN package


Applications

- APON, BPON, EPON, and GPON
- Gigabit Ethernet
- Fibre Channel
- OC-3 and OC-12/24 SONET/SDH
- High-gain line driver and line receiver



Markets

- FTTP
- Optical transceivers
- Datacom/Telecom
- Low-gain TIA interface
- Long reach FOM

Typical Application



Pin Configuration



Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY88343BLEY	K10-2	Industrial	343B with Pb-Free bar line indicator	Matte-Sn
SY88343BLEYTR ⁽¹⁾	K10-2	Industrial	343B with Pb-Free bar line indicator	Matte-Sn
SY88343BLMG	QFN-16	Industrial	343B with Pb-Free bar line indicator	NiPdAu Pb-Free
SY88343BLMGTR ⁽¹⁾	QFN-16	Industrial	343B with Pb-Free bar line indicator	NiPdAu Pb-Free

Note:
1. Tape and Reel.

Pin Description

Pin Number MSOP	Pin Number QFN	Pin Name	Type	Pin Function
1	15	/EN	TTL Input: Default is HIGH.	/Enable: This input enables the outputs when it is LOW. Note that this input is internally connected to a 25k Ω pull-up resistor and will default to logic HIGH state if left open.
2	1	DIN	Data Input	True data input.
3	4	/DIN	Data Input	Complementary data input.
4	6	VREF		Reference Voltage: Bypass with 0.01 μ F low ESR capacitor from VREF to V _{CC} to stabilize LOS _{LVL} and V _{REF} .
5	14	LOSLVL	Input	Loss-of-Signal Level Set: a resistor from this pin to V _{CC} sets the threshold for the data input amplitude at which LOS will be asserted.
6	2, 3, 10, 11	GND, Exposed Pad	Ground	Device ground. GND and Exposed pad are to be tied to the same ground plane.
7	7	LOS	Open-collector TTL output w/internal 4.75k Ω pull-down resistor	Loss-of-Signal: asserts high when the data input amplitude falls below the threshold set by LOS _{LVL} .
8	9	/DOUT	CML Output	Complementary data output.
9	12	DOUT	CML Output	True data output.
10	5, 8, 13, 16	VCC	Power Supply	Positive power supply.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{CC})	0V to +7.0V
Input Voltage (DIN, /DIN)	0 to V _{CC}
Output Current (I _{OUT})	
Continuous	±50mA
Surge	±100mA
/EN Voltage	0 to V _{CC}
V _{REF} Current	-800μA to +500μA
LOS _{LVL} Voltage	V _{REF} to V _{CC}
Lead Temperature (soldering, 20sec.)	260°C
Storage Temperature (T _s)	-65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V _{CC})	+3.0V to +3.6V
Ambient Temperature (T _A)	-40°C to +85°C
Junction Temperature (T _J)	-40°C to +120°C
Junction Thermal Resistance ⁽³⁾	
QFN	
θ _{JA} (Still-Air)	61°C/W
ψ _{JB}	38°C/W
EPAD-MSOP	
θ _{JA} (Still-Air)	38°C/W
ψ _{JB}	22°C/W

DC Electrical Characteristics

V_{CC} = 3.0V to 3.6V; R_L = 50Ω to V_{CC}; T_A = -40°C to +85°C; typical values at V_{CC} = 3.3V, T_A = 25°C.

Symbol	Parameter	Condition	Min	Typ	Max	Units
I _{CC}	Power Supply Current	No output load		45	62	mA
V _{LOS_{LVL}}	LOS _{LVL} Voltage		V _{REF}		V _{CC}	V
V _{OH}	CML Output HIGH Voltage		V _{CC} -0.020	V _{CC} -0.005	V _{CC}	V
V _{OL}	CML Output LOW Voltage		V _{CC} -0.475	V _{CC} -0.400	V _{CC} -0.350	V
V _{OFFSET}	Differential Output Offset				±80	mV
Z _O	Single-Ended Output Impedance		40	50	60	Ω
Z _I	Single-Ended Input Impedance		40	50	60	Ω
V _{REF}	Reference Voltage		V _{CC} -1.48	V _{CC} -1.32	V _{CC} -1.16	V
V _{IHCMR}	Input Common Mode Range		GND+2.0		V _{CC}	V

TTL DC Electrical Characteristics

V_{CC} = 3.0V to 3.6V; T_A = -40°C to +85°C.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V _{IH}	/EN Input HIGH Voltage		2.0			V
V _{IL}	/EN Input LOW Voltage				0.8	V
I _{IH}	/EN Input HIGH Current	V _{IN} = 2.7V V _{IN} = V _{CC}			20 100	μA μA
I _{IL}	/EN Input LOW Current	V _{IN} = 0.5V	-0.3			mA
V _{OH}	LOS Output HIGH Level	V _{CC} ≥ 3.3V, I _{OH-MAX} < 160μA V _{CC} < 3.3V, I _{OH-MAX} < 160μA	2.4 2.0			V V
V _{OL}	LOS Output LOW Level	I _{OL} = +2mA			0.5	V

Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Thermal performance assumes the use of a 4-layer PCB. Exposed pad must be soldered (or equivalent) to the device's most negative potential on the PCB.

AC Electrical Characteristics



$V_{CC} = 3.0V$ to $3.6V$; $R_L = 50\Omega$ to V_{CC} ; $T_A = -40^\circ C$ to $+85^\circ C$.

Symbol	Parameter	Condition	Min	Typ	Max	Units
t_r, t_f	Output Rise/Fall Time (20% to 80%)	Note 4		60	120	ps
t_{JITTER}	Deterministic Random	Note 5 Note 6		15 5		ps _{PP} ps _{RMS}
V_{ID}	Differential Input Voltage Swing	Figure 1	5		1800	mV _{PP}
V_{OD}	Differential Output Voltage Swing	$V_{ID} \geq 18mV_{PP}$, Figure 1	700	800	950	mV _{PP}
T_{OFF}	LOS Release Time			2	10	μs
T_{ON}	LOS Assert Time			2	10	μs
LOS_{AL}	Low LOS Assert Level	$R_{LOSLVL} = 15k\Omega$, Note 8		3.1		mV _{PP}
LOS_{DL}	Low LOS De-assert Level	$R_{LOSLVL} = 15k\Omega$, Note 8		4.8		mV _{PP}
HYS_L	Low LOS Hysteresis	$R_{LOSLVL} = 15k\Omega$, Note 7		3.8		dB
LOS_{AM}	Medium LOS Assert Level	$R_{LOSLVL} = 5k\Omega$, Note 8	3	5.2		mV _{PP}
LOS_{DM}	Medium LOS De-assert Level	$R_{LOSLVL} = 5k\Omega$, Note 8		7.5	11	mV _{PP}
HYS_M	Medium LOS Hysteresis	$R_{LOSLVL} = 5k\Omega$, Note 7	2	3.2	4.5	dB
LOS_{AH}	High LOS Assert Level	$R_{LOSLVL} = 100\Omega$, Note 8	8	12		mV _{PP}
LOS_{DH}	High LOS De-assert Level	$R_{LOSLVL} = 100\Omega$, Note 8		18	23	mV _{PP}
HYS_H	High LOS Hysteresis	$R_{LOSLVL} = 100\Omega$, Note 7	2	3.5	4.5	dB
B_{-3dB}	3dB Bandwidth			2		GHz
$A_{V(Diff)}$	Differential Voltage Gain		32	38		dB
S_{21}	Single-ended Small-Signal Gain		26	32		dB


Notes:

- Amplifier in limiting mode. Input is a 200MHz square wave.
- Deterministic jitter measured using 3.2Gbps K28.5 pattern, $V_{ID} = 10mV_{PP}$.
- Random jitter measured using 3.2Gbps K28.7 pattern, $V_{ID} = 10mV_{PP}$.
- This specification defines electrical hysteresis as $20\log$ (LOS De-assert/LOS Assert). The ratio between optical hysteresis and electrical hysteresis is found to vary between 1.5 and 2 depending upon the level of received optical power and ROSA characteristics. Based upon that ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-4.5dB, shown in the AC characteristics table will be 1dB-3dB Optical Hysteresis.
- See "Typical Operating Characteristics" for a graph showing how to choose a particular R_{LOSLVL} for a particular LOS assert and its associated de-assert amplitude.

Typical Characteristics



Functional Block Diagram



Detailed Description

The SY88343BL low-power limiting post amplifier operates from a single +3.3V power supply, over temperatures from -40°C to $+85^{\circ}\text{C}$. Signals with data rates up to 3.2Gbps and as small as 5mV_{PP} can be amplified. Figure 1 shows the allowed input voltage swing. The SY88343BL generates a LOS output allowing feedback to /EN for output stability. LOS_{LVL} sets the sensitivity of the input amplitude detection.

Input Amplifier/Buffer

Figure 2 shows a simplified schematic of the SY88343BL's input stage. The high-sensitivity of the input amplifier allows signals as small as 5mV_{PP} to be detected and amplified. The input amplifier also allows input signals as large as $1800\text{mV}_{\text{PP}}$. Input signals are linearly amplified with a typical 38dB differential voltage gain. Since it is a limiting amplifier, the SY88343BL outputs typically 800mV_{PP} voltage-limited waveforms for input signals that are greater than 12mV_{PP} . Applications requiring the SY88343BL to operate with high-gain should have the upstream TIA placed as close as possible to the SY88343BL's input pins. This ensures the best performance of the device.

Output Buffer

The SY88343BL's CML output buffer is designed to drive 50Ω lines. The output buffer requires appropriate termination for proper operation. An external 50Ω resistor to V_{CC} for each output pin provides this. Figure 3 shows a simplified schematic of the output stage.

Loss-of-Signal

The SY88343BL generates a chatter-free LOS open-collector TTL output with an internal $4.75\text{k}\Omega$ pull-up resistor, as shown in Figure 4. LOS is used to determine that the input amplitude is large enough to be considered a valid input. LOS asserts high if the input amplitude falls below the threshold set by LOS_{LVL} and de-asserts low otherwise. LOS can be fed back to the enable bar (/EN) input to maintain output stability under a loss of signal condition. /EN de-asserts the true output signal without removing the input signals. Typical, 3.5dB LOS hysteresis is provided to prevent chattering.

Loss-of-Signal Level Set

A programmable LOS level set pin (LOS_{LVL}) sets the threshold of the input amplitude detection. Connecting an external resistor between V_{CC} and LOS_{LVL} sets the voltage at LOS_{LVL} . This voltage ranges from V_{CC} to V_{REF} . The external resistor creates a voltage divider between V_{CC} and V_{REF} , as shown in Figure 5.

Hysteresis

The SY88343BL provides typically 3.5dB LOS electrical hysteresis. By definition, a power ratio measured in dB is $10\log(\text{power ratio})$. Power is calculated as V^2_{IN}/R for an electrical signal. Hence, the same ratio can be stated as $20\log(\text{voltage ratio})$. While in linear mode, the electrical voltage input changes linearly with the optical power and therefore the ratios change linearly. Thus, the optical hysteresis in dB is half the electrical hysteresis in dB given in the data sheet. Since the SY88343BL is an electrical device; this data sheet refers to hysteresis in electrical terms. With 3.5dB LOS hysteresis, a voltage factor of 1.5 is required to assert or de-assert LOS.



Figure 1. V_{IS} and V_{ID} 

Figure 2. Input Structure




Figure 3. Output Structure




Figure 4. LOS Output Structure






Figure 5. LOSLVL Setting Circuit


Package Information




10-Pin EPAD-MSOP (K10-1)



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

16-Pin (3mm x 3mm) QFN

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.