





SN74LV4052A SCLS429N - MAY 1999 - REVISED SEPTEMBER 2024

SN74LV4052A Dual 4-Channel Analog Multiplexers and Demultiplexers

1 Features

- 1.65V to 5.5V V_{CC} operation
- Fast switching
- High on-off output-voltage ratio
- Low crosstalk between switches
- Extremely low input current
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22:
 - 2000V human-body model (A114-A)
 - 1000V charged-device model (C101)

2 Applications

- **Telecommunications**
- Infotainment
- Signal gating and isolation
- Home appliances
- Programmable logic circuits
- Modulation and demodulation

3 Description


The SNx4LV4052A device is a dual, 4-channel CMOS analog multiplexer and demultiplexer that is designed for 1.65V to 5.5V V_{CC} operation.

The SNx4LV4052A device handles both analog and digital signals. Each channel permits signals with amplitudes up to 5.5V (peak) to be transmitted in either direction.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE (2)
	D (SOIC, 16)	9.9mm × 6mm
	PW (TSSOP, 16)	5mm × 6.4mm
SNx4LV4052A	RGY (VQFN, 16)	4mm × 3.5mm
	DYY (SOT-23- THIN, 16)	4.2mm x 3.26mm

- (1) For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7.2 Functional Block Diagram	14
2 Applications1	7.3 Feature Description	
3 Description1	7.4 Device Functional Modes	
4 Pin Configuration and Functions3	8 Application and Implementation	15
5 Specifications4	8.1 Application Information	. 15
5.1 Absolute Maximum Ratings4	8.2 Typical Application	
5.2 ESD Ratings4	8.3 Power Supply Recommendations	
5.3 Thermal Information: SN74LV4052A4	8.4 Layout	
5.4 Recommended Operating Conditions5	9 Device and Documentation Support	18
5.5 Electrical Characteristics5	9.1 Documentation Support	. 18
5.6 Timing Characteristics V _{CC} = 2.5 V ± 0.2 V7	9.2 Receiving Notification of Documentation Updates	18
5.7 Timing Characteristics V _{CC} = 3.3 V ± 0.3 V7	9.3 Support Resources	. 18
5.8 Timing Characteristics V _{CC} = 5 V ± 0.5 V8	9.4 Trademarks	18
5.9 AC Characteristics8	9.5 Electrostatic Discharge Caution	18
5.10 Typical Characteristics9	9.6 Glossary	18
6 Parameter Measurement Information10	10 Revision History	
7 Detailed Description14	11 Mechanical, Packaging, and Orderable	
7.1 Overview	Information	. 19

4 Pin Configuration and Functions




Figure 4-1. D, PW, or DYY Packages, 16-Pin SOIC, TSSOP, or SOT-23-THIN (Top View)




Figure 4-2. RGY Package, 16-Pin VQFN With Thermal Pad (Top View)

Table 4-1. Pin Functions

ı	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
2Y0	1	I/O	Port 2 channel 0
2Y2	2	I/O	Port 2 channel 2
2-COM	3	I/O	Port 2 common channel
2Y3	4	I/O	Port 2 channel 3
2Y1	5	I/O	Port 2 channel 1
INH	6	I	Inhibit input
GND	7	_	Device ground
GND	8	_	Device ground
В	9	I	Logic input selector B
A	10	I	Logic input selector A
1Y3	11	I/O	Port 1 channel 3
1Y0	12	I/O	Port 1 channel 0
1-COM	13	I/O	Port 1 common channel
1Y1	14	I/O	Port 1 channel 1
1Y2	15	I/O	Port 1 channel 2
V _{CC}	16	_	Device power

Product Folder Links: SN74LV4052A

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7.0	V
VI	Logic input voltage range	ogic input voltage range			V
V _{IO}	Switch I/O voltage range ^{(2) (3)}	Switch I/O voltage range ^{(2) (3)}		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	-20		mA
I _{IOK}	Switch IO diode clamp current	V _{IO} < 0 or V _{IO} > V _{CC}	-50	50	mA
I _T	Switch continuous current	V _{IO} = 0 to V _{CC}		±25	mA
	Continuous current through V _{CC}	or GND		±50	mA
TJ	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		-65	150	°C

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±4000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	All pins	±2000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Thermal Information: SN74LV4052A

		SN74LV4052A	SN74LV4052A	SN74LV4052A	SN74LV4052A	
	THERMAL METRIC (1)	D (SOIC)	PW (TSSOP)	RGY (VQFN)	DYY (SOT)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.2	140.2	89.4	199.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	75.0	72.6	89.7	121.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	76.6	98.7	65.4	129.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	31.3	13.4	25.0	24.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	75.7	97.3	65.2	126.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	48.9	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: SN74LV4052A

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

⁽³⁾ This value is limited to 5.5 V maximum

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		1 ⁽²⁾	5.5	V
		V _{CC} = 1.65	1.2	5.5	
		V _{CC} = 2 V	1.5	5.5	
V_{IH}	High-level input voltage, logic control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} x 0.7	5.5	V
	logio control inpute	V _{CC} = 3 V to 3.6 V	V _{CC} x 0.7	5.5	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} x 0.7	5.5	
		V _{CC} = 1.65	0	0.4	
		V _{CC} = 2 V	0	0.5	
V _{IL}	Low-level input voltage, logic control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	V _{CC} x 0.3	V
		V _{CC} = 3 V to 3.6 V	0	V _{CC} x 0.3	
		V _{CC} = 4.5 V to 5.5 V	0	V _{CC} x 0.3	
VI	Logic control input voltage		0	5.5	V
V _{IO}	Switch input or output voltage	·	0	V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/ΔV	Logic input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Ambient temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report *Implications of Slow or Floating CMOS Inputs*, SCBA004.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{cc}	MIN	TYP	MAX	UNIT
r _{ON}	ON-state switch resistance	$I_T = 2 \text{ mA},$ $V_I = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$	25°C	1.65 V		60	150	Ω
r _{ON}	ON-state switch resistance	$I_T = 2 \text{ mA},$ $V_I = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$	-40°C to 85°C	1.65 V			225	Ω
r _{ON}	ON-state switch resistance	$I_T = 2 \text{ mA},$ $V_I = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$	-40°C to 125°C	1.65 V			225	Ω
			25°C			38	180	Ω
			–40°C to 85°C	2.3 V			225	
			-40°C to 125°C				225	
		I _T = 2 mA,	25°C			30	150	
r _{ON}		V ₁ = V ₂₀ or GND	–40°C to 85°C	3 V			190	
	resistance	$V_{INH} = V_{IL}$	-40°C to 125°C				190	
			25°C			22	75	
			–40°C to 85°C	4.5 V			100	Ω
			-40°C to 125°C				100	1
r _{ON(p)}	Peak ON-state resistance	$I_T = 2 \text{ mA},$ $V_I = \text{GND to V}_{CC},$ $V_{INH} = V_{IL}$	25°C	1.65 V		220	600	Ω

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ When using a V_{CC} of ≤1.2 V, it is recommended to use these devices only for transmitting digital signals. When supply voltage is near 1.2 V the analog switch ON resistance becomes very non-linear



5.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{CC}	MIN	TYP	MAX	UNIT		
r _{ON(p)}	Peak ON-state resistance	$\begin{split} I_T &= 2 \text{ mA}, \\ V_I &= \text{GND to V}_{CC}, \\ V_{INH} &= V_{IL} \end{split}$	-40°C to 85°C	1.65 V			700	Ω		
r _{ON(p)}	Peak ON-state resistance	$I_T = 2 \text{ mA},$ $V_I = \text{GND to V}_{CC},$ $V_{INH} = V_{IL}$	-40°C to 125°C	1.65 V			700	Ω		
			25°C			113	500			
			-40°C to 85°C	2.3 V			600	Ω		
			-40°C to 125°C				600			
		I _T = 2 mA,	25°C			54	180			
r _{ON(p)}	Peak ON-state resistance	$V_I = GND$ to V_{CC} ,	-40°C to 85°C	3 V			225	Ω		
	, constants	$V_{\text{INH}} = V_{\text{IL}}$	-40°C to 125°C				225			
			25°C			31	100			
			-40°C to 85°C	4.5 V			125	Ω		
			-40°C to 125°C				125			
Δr _{ON}	Difference in ON- state resistance between switches	$\begin{split} I_T &= 2 \text{ mA}, \\ V_I &= \text{GND to V}_{CC}, \\ V_{INH} &= V_{IL} \end{split}$	25°C	1.65 V		3	40	Ω		
Δr _{ON}	Difference in ON- state resistance between switches	$\begin{split} I_T &= 2 \text{ mA}, \\ V_I &= \text{GND to V}_{CC}, \\ V_{INH} &= V_{IL} \end{split}$	-40°C to 85°C	1.65 V			50	Ω		
Δr _{ON}	Difference in ON- state resistance between switches	$\begin{split} I_T &= 2 \text{ mA}, \\ V_I &= \text{GND to V}_{CC}, \\ V_{INH} &= V_{IL} \end{split}$	-40°C to 85°C	1.65 V			50	Ω		
			25°C			2.1	30			
			-40°C to 85°C	2.3 V			40	Ω		
			-40°C to 125°C				40			
	Difference in ON-	I _T = 2 mA,	25°C		1.4	1.4	20	Ω		
Δr_{ON}	state resistance	$V_I = GND$ to V_{CC} ,	-40°C to 85°C	3 V			30			
	between switches	$V_{INH} = V_{IL}$	-40°C to 125°C				30			
			25°C			1.3	15			
			-40°C to 85°C	4.5 V			20			
			-40°C to 125°C				20			
			25°C				0.1			
I _{IH} I _{IL}	Control input current	$V_I = 5.5 \text{ V or GND}$	–40°C to 85°C	0 to 5.5 V			1	μΑ		
·1L			-40°C to 125°C				2			
		$V_I = V_{CC}$ and $V_O =$	25°C				0.1			
l _{C(off)}	OFF-state switch	GND, or $V_I = GND$ and $V_O =$	–40°C to 85°C	5.5 V			1	μΑ		
I _{S(off)}	leakage current	V_{CC} , $V_{INH} = V_{IH}$	-40°C to 125°C				2	μΑ		
	ON-state switch	$V_I = V_{CC}$ or GND,	25°C				0.1			
I _{S(on)}	leakage current	$V_{INH} = V_{IL}$	–40°C to 85°C	5.5 V			1	μΑ		
		(see Figure4)	–40°C to 125°C				2	2	2	
		\/ = \/	25°C			0.01				
I _{CC}	Supply current	$V_I = V_{CC}$ or GND $V_{INH} = 0 \text{ V}$	–40°C to 85°C	5.5 V			20	⊣ ՝		
			-40°C to 125°C		40					
C _{IC}	Control input capacitance	f = 10 MHz	25°C	3.3 V		2		pF		
		•								

5.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{cc}	MIN	TYP	MAX	UNIT
Cos	Switch terminal capacitance	f = 10 MHz	25°C	3.3 V		5		pF
C _{IS}	Common ternminal capacitance	f = 10 MHz	25°C	3.3 V		23		pF
C _{OS(on)}	Common ternminal ON-capacitance	f = 10 MHz	25°C	3.3 V		23		pF
C _F	Feedthrough capacitance	f = 10 MHz	25°C	3.3 V		0.5		pF
C _{PD}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	25°C	3.3 V		6		pF

5.6 Timing Characteristics V_{CC} = 2.5 V ± 0.2 V

F	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		1.9	10	
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	Yn or COM $C_L = 15 \text{ pF}$	–40°C to 85°C			16	ns
PHL	dolay amo				–40°C to 125°C			18	
	t _{PZH} Enable delay t _{PZL} time				25°C		6.6	18	
t _{PZH}		' INH II	COM or Yn	C _L = 15 pF	–40°C to 85°C		-	23	ns
PZL					–40°C to 125°C			25	
				25°C		7.4	18		
t _{PHZ}	t _{PHZ} Disable delay	INH	COM or Yn	C _L = 15 pF	–40°C to 85°C			23	ns
PLZ					–40°C to 125°C			25	
					25°C		3.8	12	
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50 pF	–40°C to 85°C			18	ns
PHL	dolay amo				–40°C to 125°C			20	
					25°C		7.8	28	
t _{PZH}	Enable delay time	INH	COM or Yn	C _L = 50 pF	–40°C to 85°C			35	ns
PZL					–40°C to 125°C			35	
					25°C		11.5	28	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 50 pF	–40°C to 85°C			35	ns
PLZ					-40°C to 125°C			35	

5.7 Timing Characteristics V_{CC} = 3.3 V \pm 0.3 V

P	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		1.2	6	
t _{PLH}	t _{PLH} Propagation t _{PHL} delay time	COM or Yn	Yn or COM	C _L = 15 pF	-40°C to 85°C			10	ns
the delay					-40°C to 125°C			12	
			COM or Yn	1 or Yn	25°C		4.7	12	
t _{PZH}	Enable delay time	INH			-40°C to 85°C			15	ns
PZL					-40°C to 125°C		-	18	
					25°C		5.7	12	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15 pF	–40°C to 85°C			15	ns
PLZ					-40°C to 125°C			18	

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



5.7 Timing Characteristics $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (continued)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		COM or Yn	Yn or COM		25°C		2.5	9	
t _{PLH} Propagati t _{PHL} delay time	Propagation delay time				–40°C to 85°C			12	ns
					-40°C to 125°C			14	
		INH	COM or Yn	C _L = 50 pF	25°C		5.5	20	
t _{PZH} t _{PZL}	Enable delay time				–40°C to 85°C			25	ns
-PZL					-40°C to 125°C			25	
	<u></u>				25°C		8.8	20	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 50 pF	–40°C to 85°C			25	ns
PLZ	unic				-40°C to 125°C			25	

5.8 Timing Characteristics V_{CC} = 5 V ± 0.5 V

ı	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
					25°C		0.6	4		
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15 pF	–40°C to 85°C			7	ns	
PHL	dolay amo				–40°C to 125°C			10		
t _{PZH} Enable delay time				25°C		3.5	8			
	,	INH	COM or Yn	C _L = 15 pF	–40°C to 85°C			10	ns	
					–40°C to 125°C			12		
			COM or Yn	C _L = 15 pF	25°C		4.4	10		
t _{PHZ} Disable time	Disable delay	INH			–40°C to 85°C			11	-	
					–40°C to 125°C			12		
		COM or Yn	Yn or COM	C _L = 50 pF	25°C		1.5	6	ns	
t _{PLH}	Propagation delay time				–40°C to 85°C			8		
PHL	delay time				–40°C to 125°C			10		
					25°C		4	14		
t _{PZH}	Enable delay time	INH	COM or Yn	C _L = 50 pF	–40°C to 85°C			18	ns	
PZL	umo				–40°C to 125°C			18		
			COM or Yn		25°C		6.2	14		
t _{PHZ}	Disable delay time	elay INH		C _L = 50 pF	–40°C to 85°C			18	ns l	
t _{PLZ}					–40°C to 125°C			18		

5.9 AC Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	MIN	TYP	MAX	UNIT	
_				C _L = 50 pF, R _L =			30		
Frequency response (switch on)	COM or Yn	Yn or COM		600Ω , $F_{in} = 1 MHz$ (sine	V _{CC} = 3 V		35		MHz
					V _{CC} = 4.5 V		50		
				C _L = 50 pF, R _L =			20		
Charge Injection (control input to	INH	COM or Yn		600Ω , $F_{in} = 1 MHz$ (sine	V _{CC} = 3 V		35		mV
signal output)				wave) (see Figure 9)	V _{CC} = 4.5 V		60		

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

5.9 AC Characteristics (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	MIN TYP	MAX	UNIT	
				C _L = 50 pF, R _L =		-45		
Feedthrough				600 Ω, $ $ F _{in} = 1 MHz (sine	V _{CC} = 3 V	-45		
attenuation (switch off)	COM or Yn	Yn or COM		wave) (see Figure 10) (2)		-45		dB
				C _L = 50 pF, R _L =		-45		
Crosstalk (between any	COM or Yn	Yn or COM		$ 600 \Omega,$ $ F_{in} = 1 \text{ MHz (sine)} $	V _{CC} = 3 V	-45		dB
switches)		111 01 00111		wave) (see Figure 8)(2)	V _{CC} = 4.5 V	-45		
				C ₁ = 50 pF R ₁ =	$V_1 = 2 V_{p-p}$	0.1		
Sine-wave distortion	COM or Yn	Yn or COM		10 kΩ, F_{in} = 1 kHz (sine wave)	V _I = 2.5 V _{p-p} V _{CC} = 3 V	0.1		%
				(see Figure 11)		0.1		

5.10 Typical Characteristics




Figure 5-1. Typical Propagation Delay vs V_{cc}

Product Folder Links: SN74LV4052A



6 Parameter Measurement Information





Figure 6-1. ON-State Resistance Test Circuit



Condition 1: $V_I = 0$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = 0$

Figure 6-2. OFF-State Switch Leakage-Current Test Circuit




Figure 6-3. ON-State Switch Leakage-Current Test Circuit

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated





Figure 6-4. Propagation Delay Time, Signal Input to Signal Output




VOLTAGE WAVEFORMS

Figure 6-5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output

Copyright © 2024 Texas Instruments Incorporated


Submit Document Feedback





NOTE A: f_{in} is a sine wave.

Figure 6-6. Frequency Response (Switch ON)






Figure 6-7. Crosstalk Between Any Two Switches




Figure 6-8. Crosstalk Between Control Input and Switch Output

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




Figure 6-9. Feedthrough Attenuation (Switch OFF)




Figure 6-10. Sine-Wave Distortion

7 Detailed Description

7.1 Overview

The SNx4LV4052A device is a dual, 4-channel CMOS analog multiplexer and demultiplexer that is designed for 2V to 5.5V V_{CC} operation. It has low input current consumption at the digital input pins and low crosstalk between switches. The active low Inhibit (INH) tri-state all the channels when high and when low, depending on the A and B inputs, one of the four independent input/outputs (nY0 - nY3) connects to the COM channel. The SNx4LV4052A is available in multiple package options including TSSOP (PW), SOIC (D), DYY (SOT-23-THIN) and QFN (RGY).

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

- The SNx4LV4052A operates from 2V to 5.5V V_{CC} with extremely low input current consumption at the CMOS input pins of A, B and INH.
- The SNx4LV4052A enables fast switching with low crosstalk between the switches. 5.5V peak level bidirectional transmission allowed with the either analog or digital signals.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of SNx4LV4052A.

INPUTS ON **CHANNELS** INH В Α L L L 1Y0, 2Y0 Н 1Y1, 2Y1 L Н L 1Y2, 2Y2 1Y3, 2Y3 L Н Н Н Χ Χ None

Product Folder Links: SN74LV4052A

Table 7-1. Function Table

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

Typical applications for the SNx4LV4052A include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 8-1. Typical I²C Multiplexing Application

8.2.1 Design Requirements

Designing with the SNx4LV4052A device requires a stable input voltage between 2V and 5.5V (see *Recommended Operating Conditions* for details). Another important design consideration are the characteristics of the signal being multiplexed—ensure no important information is lost due to timing or incompatibility with this device.

8.2.2 Detailed Design Procedure

The SNx4LV4052A dual 1- to 4-channel multiplexer is an excellent choice for I^2C selection. The I^2C data and clock lines are selected using A,B select lines from the MCU. The pullup resistors are selected based on the capability of the driver. Low pullup resistor results in faster rise time; however, it generates additional current during the low state into the driver. See the *Recommended Operating Conditions* for the input transition rates (V_{IH} and V_{II}) of the CMOS inputs.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

8.2.3 Application Curve




Figure 8-2. Maximum Propagation Delay vs V_{cc}

8.3 Power Supply Recommendations

Most systems have a common 3.3V or 5V rail that can supply the V_{CC} pin of this device. If this rail is not available, a switched-mode power supply (SMPS) or a low dropout regulator (LDO) can supply this device from a higher-voltage rail.

See the Recommended Operating Conditions for operating voltage range for this device. Having bypass capacitors of 0.1µF is highly recommended.

8.4 Layout

8.4.1 Layout Guidelines

TI recommends keeping the signal lines as short and as straight as possible (see Figure 8-3). Incorporation of microstrip or stripline techniques are also recommended when signal lines are more than 1 in. long. These traces must be designed with a characteristic impedance of either 50Ω or 75Ω as required by the application.

Do not place this device too close to high-voltage switching components because they may cause interference. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

8.4.2 Layout Example




Figure 8-3. Layout Schematic




Figure 8-4. Trace Example

Product Folder Links: SN74LV4052A



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Implications of Slow or Floating CMOS Inputs

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (September 2024) to Revision N (September 2024)	Page
Added DYY package and size	1
Added DYY package	
Added DYY package	4
Added DYY package	4
Changes from Revision L (June 2024) to Revision M (September 2024)	Page
Updated ESD Ratings CDM from +/-1500V to +/-2000V	4
Changes from Revision K (November 2016) to Revision L (June 2024)	Page
 Updated the numbering format for tables, figures, and cross-references throughout the document 	1
Added new VIH and VIL Specifications at 1.65V Vcc	
Added new viri and vic opecinications at 1.00 v vcc	<mark>5</mark>

Added Ron, Ron Peak, and Delta Ron Specifications at 1.65V Vcc......5

Product Folder Links: SN74LV4052A

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

INSTRUMENTS www.ti.com

•	Added Ron, Ron Peak, and Delta Ron Specifications at 125C	5
•	Added Timing Specifications at 125C	7

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV4052A

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

10-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LV4052AD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	LV4052A
SN74LV4052ADBR	NRND	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052ADBR.A	NRND	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052ADBRE4	NRND	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052ADGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052ADGVR.A	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4052A
SN74LV4052ADR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4052A
SN74LV4052ADYYR	Active	Production	SOT-23-THIN (DYY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4052
SN74LV4052ADYYR.A	Active	Production	SOT-23-THIN (DYY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4052
SN74LV4052AN	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV4052AN
SN74LV4052AN.A	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV4052AN
SN74LV4052ANSR	NRND	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4052A
SN74LV4052ANSR.A	NRND	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4052A
SN74LV4052APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052APWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052APWRG4	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LW052A
SN74LV4052APWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LW052A
SN74LV4052ARGYR	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A
SN74LV4052ARGYR.A	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4052A:

Automotive: SN74LV4052A-Q1

Enhanced Product: SN74LV4052A-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com 2-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

Γ	A0	Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4052ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4052ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4052ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4052ADYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74LV4052ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV4052APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 2-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4052ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV4052ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV4052ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV4052ADYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74LV4052ANSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74LV4052APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV4052APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LV4052ARGYR	VQFN	RGY	16	3000	360.0	360.0	36.0





www.ti.com 2-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV4052AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4052AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4052AN.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4052AN.A	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.





SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated