STL4LN80K5



N-channel 800 V, 2.1 Ω typ., 2 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} R _{DS(on)} max.		ΙD
STL4LN80K5	800 V	2.6 Ω	2 A

- Industry's lowest R_{DS(on)} * area
- Industry's best FoM (figure of merit)
- Ultra low-gate charge
- 100 % avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL4LN80K5	4LN80K5	PowerFLAT™ 5x6 VHV	Tape and reel

October 2017 DocID027815 Rev 2 1/16

Contents STL4LN80K5

Contents

1	Electrical ratings		3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV package information	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15



STL4LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	ymbol Parameter		Unit
Vgs	V _{GS} Gate-source voltage		V
I _D	Drain current (continuous) at T _C = 25 °C	2	Α
ΙD	Drain current (continuous) at T _C = 100 °C	1.2	Α
I _{DM} ⁽¹⁾ Drain current (pulsed)		8	Α
P _{TOT}	Total dissipation at T _C = 25 °C	38	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	1//
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to 150	°C
T _{stg}	Storage temperature range	- 55 (0 150	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.3	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes

Table 4: Avalanche characteristics

Symbol	Symbol Parameter		Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by Tjmax) EAS Single pulse avalanche energy (starting Tj = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)		Α
E _{AS}			mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq 2$ A, dv/dt ≤ 100 A/ $\mu s;$ V_{DS} peak < V(BR)DSS

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2 oz Cu

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 1.25 A		2.1	2.6	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	110	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	ı	9.5	-	pF
Crss	Reverse transfer capacitance	V65 - 0 V	ı	0.4	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	1	23	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0 V	ı	9	-	pF
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	1	18	-	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_{D} = 2.5 \text{ A}$	-	3.7	-	nC
Qgs	Gate-source charge	$V_{GS} = 0 \text{ to } 10 \text{ V},$	-	1	-	nC
Q_{gd}	Gate-drain charge	see Figure 15: "Test circuit for gate charge behavior"	-	2.2	-	nC

Notes:

Downloaded from Arrow.com.

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80 % V_{DSS}.

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDS increases from 0 to 80 % V_{DSS}.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 1.25 A, R_{G} = 4.7 Ω	ı	7	-	ns
tr	Rise time	V _{GS} = 10 V	ı	9	-	ns
t _{d(off)}	Turn-off delay time	(See Figure 14: "Test circuit for resistive load switching times" and	-	31	-	ns
t _f	Fall time	Figure 19: "Switching time waveform")	-	25	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		2	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		8	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2 A, V _{GS} = 0 V	ı		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/µs,	ı	230		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.04		μC
I _{RRM}	Reverse recovery current		1	9		А
t _{rr}	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/µs, V _{DD} = 60 V, T _j = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	368		ns
Qrr	Reverse recovery charge		1	1.53		μC
I _{RRM}	Reverse recovery current		-	8		А

Notes:

Table 9: Gate source-Zener diode

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit.
$V_{(BR)GS0}$	Gate-source breakdown voltage	I _{GS} = ± 1mA, I _D = 0 A	30	-	-	V


The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GIPD130920171132OCH **I**_D (Α) V_{GS} = 11 V $V_{GS} = 10 \text{ V}$ 4.0 $V_{GS} = 9 V$ 3.0 $V_{GS} = 8 V$ 2.0 $V_{GS} = 7 V$ 1.0 $V_{GS} = 6 V$ 8 12 $\overline{V}_{DS}(V)$










DocID027815 Rev 2


6/16


STL4LN80K5 Electrical characteristics
















Test circuits STL4LN80K5

3 Test circuits


Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


VGS | VGS

Figure 16: Test circuit for inductive load switching and diode recovery times

AM0147







8/16

4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



Package information STL4LN80K5

4.1 PowerFLAT™ 5x6 VHV package information

Figure 20: PowerFLAT™ 5x6 VHV package outline




577

Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
А	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D	5.00	5.20	5.40		
Е	5.95	6.15	6.35		
D2	4.30	4.40	4.50		
E2	2.40	2.50	2.60		
е		1.27			
L	0.50	0.55	0.60		
K	2.60	2.70	2.80		

Figure 21: PowerFLAT™ 5x6 VHV recommended footprint (dimensions are in mm)



STL4LN80K5 Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape



8234350_Reel_rev_C

577

Figure 24: PowerFLAT™ 5x6 reel

PART NO.

R25.00

R25.00

R25.00

R25.00

R25.00

R25.00

R25.00

R27.02

R27.02

R27.02

R27.02

R27.02

R27.02

R27.02

R27.02

All dimensions are in millimeters

DocID027815 Rev 2

14/16

STL4LN80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
29-May-2015	1	First release.
02-Oct-2017	2	Updated title and features in cover page. Updated Section 1: "Electrical ratings", Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

