

# MOSFET - Power, Single N-Channel

60 V, 9 mΩ, 38 A

## NTTFD9D0N06HL

#### **General Description**

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q2) and synchronous (Q1) have been designed to provide optimal power efficiency.

#### **Features**

Q1: N-Channel

- Max  $r_{DS(on)} = 9.0 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 10 \text{ A}$
- Max  $r_{DS(on)}$  = 13 m $\Omega$  at  $V_{GS}$  = 4.5,  $I_D$  = 8.0 A Q2: N-Channel
- Max  $r_{DS(on)} = 9.0 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 10 \text{ A}$
- Max  $r_{DS(on)} = 13 \text{ m}\Omega$  at  $V_{GS} = 4.5$ ,  $I_D = 8.0 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses
- RoHS Compliant

#### **Typical Applications**


- Computing
- Communications
- General Purpose Point of Load

#### **PIN DESCRIPTION**


Pin	Name	Description
1, 11, 12	GND (LSS)	Low Side Source
2	LSG	Low Side Gate
3, 4, 5, 6	V + (HSD)	High Side Drain
7	HSG	High Side Gate
8, 9, 10	SW	Switching Node, Low Side Drain

V <sub>(BR)DSS</sub>	SS R <sub>DS(ON)</sub> MAX I <sub>D</sub>	
20.17	9 mΩ @ 10 V	38 A
60 V	13 mΩ @ 4.5 V	36 A

#### **ELECTRICAL CONNECTION**



**Dual N-Channel MOSFET** 



Bottom

WQFN12, 3x3 CASE 510CJ

#### **MARKING DIAGRAM**

O D9D0 AYWWZZ

D9D0 = Specific Device Code
A = Assembly Plant Code
Y = Numeric Year Code
WW = Work Week Code
ZZ = Assembly Lot Code

#### **ORDERING INFORMATION**

Device	Package	Shipping†
NTTFD9D0N06HLTWG	WQFN12 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C, Unless otherwise specified)

Symbol	Parameter		Q1	Q2	Units	
$V_{DS}$	Drain-to-Source Voltage				60	V
V <sub>GS</sub>	Gate-to-Source Voltage			±20	±20	V
I <sub>D</sub>	Drain Current -Continuou	s $T_C = 25^{\circ}C$	(Note 4)	38	38	Α
	-Continuou	s T <sub>C</sub> = 100°C	(Note 4)	23	23	
	-Continuou	s $T_A = 25^{\circ}C$		9 (Note 1a)	9 (Note 1b)	
	-Pulsed	T <sub>A</sub> = 25°C		349	349	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	46	46	mJ
$P_{D}$	Power Dissipation for Single Op	eration $T_C = 25^{\circ}C$		26	26	W
	Power Dissipation for Single Op	eration $T_A = 25^{\circ}C$		1.7 (Note 1a)	1.7 (Note 1b)	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		–55 to	+150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS


Symbol	Parameter	Q1	Q2	Units
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	4.8	4.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a), max copper	70 (Note 1a)	70 (Note 1b)	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1c), min copper	135 (Note 1a)	135 (Note 1b)	

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
OFF CHAP	ACTERISTICS					-	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	Q1	60			V
		I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	Q2	60			
∆BV <sub>DSS</sub>	Breakdown Voltage Temperature	I <sub>D</sub> = 250 μA, referenced to 25°C	Q1		37.38		mV/°C
$\Delta T_{J}$	Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C	Q2		37.38		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	Q1			10	μΑ
		V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	Q2			10	
I <sub>GSS</sub>	Gate-to-Source Leakage Current,	V <sub>GS</sub> = +20/-16 V, V <sub>DS</sub> = 0 V	Q1			±100	nA
	Forward	V <sub>GS</sub> = +20/-16 V, V <sub>DS</sub> = 0 V	Q2			±100	
N CHAR	ACTERISTICS						
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 50 \mu A$	Q1	1.2	1.6	2.0	V
		$V_{GS} = V_{DS}$ , $I_D = 50 \mu A$	Q2	1.2	1.6	2.0	
$\Delta V_{GS(th)}$	Gate-to-Source Threshold Voltage	$I_D = 50 \mu A$ , referenced to $25^{\circ}C$	Q1		-6.19		mV/°C
$\Delta T_{J}$	Temperature Coefficient	I <sub>D</sub> = 50 μA, referenced to 25°C	Q2		-6.19		
r <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A	Q1		7.3	9.0	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 8 A			9.8	13	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A, T <sub>J</sub> = 125°C			12.7		
r <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A	Q2		7.3	9.0	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 8 A			9.8	13	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A, T <sub>J</sub> = 125°C			12.7		
9FS	Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A	Q1		53		S
		V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A	Q2		53		1


#### **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
OYNAMIC	CHARACTERISTICS	•			•		
C <sub>ISS</sub> Input Capacitance		Q1:	Q1		948		pF
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ Mhz}$	Q2		948		
C <sub>OSS</sub>	Output Capacitance	Q2:	Q1		188		pF
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Q2		188		
C <sub>RSS</sub>	Reverse Transfer Capacitance		Q1		12.3		pF
			Q2		12.3		
$R_{G}$	Gate Resistance	T <sub>A</sub> = 25°C	Q1		2.0		Ω
			Q2		2.0		
WITCHIN	G CHARACTERISTICS						
td <sub>(ON)</sub>	Turn-On Delay Time	Q1:	Q1		9.4		ns
		$V_{DD}$ = 48 V, $I_{D}$ = 19 A, $V_{GS}$ = 4.5 V, $R_{GEN}$ = 2.5 $\Omega$	Q2		9.4		1
t <sub>r</sub>	Rise Time	Q2:	Q1		5.8		ns
		$V_{DD} = 48 \text{ V}, I_D = 19 \text{ A},$	Q2		5.8		
t <sub>D(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 2.5 \Omega$	Q1		12.8		ns
			Q2		12.8		
t <sub>f</sub>	Fall Time		Q1		4.4		ns
			Q2		4.4		
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	Q1		13.5		nC
			Q2		13.5		
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V	Q1		6.4		nC
		01.	Q2		6.4		
Q <sub>gs</sub>	Gate-to-Source Gate Charge	Q1: V <sub>DD</sub> = 48 V,	Q1		2.6		nC
		I <sub>D</sub> = 19 A Q2:	Q2		2.6		
$Q_{gd}$	Gate-to-Drain "Miller" Charge	$V_{DD} = 48 \text{ V},$	Q1		2.8		nC
		I <sub>D</sub> = 19 A	Q2		2.8		
RAIN-SC	DURCE DIODE CHARACTERISTICS						
$V_{SD}$	Source to Drain Diode Forward Voltag	e V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A (Note 2)	Q1		0.79	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A (Note 2)	Q2		0.79	1.2	
t <sub>rr</sub>	Reverse Recovery Time	Q1:	Q1		29		ns
		I <sub>F</sub> = 19 A, di/dt = 100 A/μs	Q2		29		
$Q_{rr}$	Reverse Recovery Charge	— Q2: I <sub>F</sub> = 19 A, di/dt = 100 A/μs			14		nC
		· ·	Q2		14		


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
 R<sub>θJA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R<sub>θCA</sub> is determined by the user's board design.




a) 70°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 70°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



c) 135°C/W when mounted on a minimum pad of 2 oz copper.




d) 135°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu s$ , Duty cycle < 2.0%.
- Q1: E<sub>AS</sub> of 46 mJ is based on starting T<sub>J</sub> = 25°C; N-ch: L = 1 mH, I<sub>AS</sub> = 9.6 A, V<sub>DD</sub> = 60 V, V<sub>GS</sub> = 10 V. 100% test at L = 1 mH, I<sub>AS</sub> = 9.6 A. Q2: E<sub>AS</sub> of 46 mJ is based on starting T<sub>J</sub> = 25°C; N-ch: L = 1 mH, I<sub>AS</sub> = 9.6 A, V<sub>DD</sub> = 60 V, V<sub>GS</sub> = 10 V. 100% test at L = 1 mH, I<sub>AS</sub> = 9.6 A.
   Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal
- & electro-mechanical application board design.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

#### **TYPICAL CHARACTERISTICS**



R<sub>DS(on)</sub>, DRAIN-TO-SOURCE RESISTANCE (m\Overline{O}) I<sub>D</sub> = 10 A  $\overline{T_J} = 25^{\circ}C$ V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)






Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Unclamped Inductive Switching Capability




Figure 12. Forward Bias Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response




Figure 14. Thermal Response






# WQFN12 3.3X3.3, 0.65P

CASE 510CJ **ISSUE A** 


**DATE 08 AUG 2022** 




#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 5. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.







**MILLIMETERS** DIM MIN NOM MAX 0.70 0.75 08.0 Α 0.00 Α1 0.05 А3 0.20 REF 0.27 0.32 0.37 b D 3.20 3.30 3.40 D2 1.54 1.34 1.44 D3 0.10 0.20 0.30 Ε 3.20 3.30 3.40 E2 1.09 1.19 1.29 E3 0.20 0.30 0.40 0.65 BSC е e/2 0.325 BSC 1.24 BSC e1 k 0.33 REF k1 0.43 REF L 0.44 0.54 0.64 0.19 L1 0.29 0.39 L3 0.15 0.25 0.35



D2 (2x)

#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code

= Assembly Location Α

= Year

WW = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN
RECOMMENDATION
*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING
DETAILS, PLEASE DOWNLOAD THE ON
SEMICONDUCTOR SOLDERING AND
MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13806G	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WQFN12 3.3X3.3, 0.65P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales