





INA118 SBOS027C - SEPTEMBER 2000 - REVISED SEPTEMBER 2022

INA118 Precision, Low-Power Instrumentation Amplifier

1 Features

A newer version of this device is now available: **INA818**

Low offset voltage: 50 µV, maximum Low drift: 0.5 µV/°C, maximum

Low input bias current: 5 nA, maximum

High CMR: 110 dB, minimum Inputs protected to ±40 V

Wide supply range: ±2.25 to ±18 V Low quiescent current: 350 µA Packages: 8-Pin plastic DIP, SO-8

2 Applications

Pressure transmitter

Temperature transmitter

Weigh scale

Electrocardiogram (ECG)

Analog input module

Data acquisition (DAQ)

3 Description

The INA118 is a low-power, general-purpose instrumentation amplifier offering excellent accuracy. The versatile, three op amp design and small size make this device an excellent choice for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain (70 kHz at G = 100).

A single external resistor sets any gain from 1 to 10000. Internal input protection can withstand up to ±40 V without damage.

The INA118 is laser-trimmed for low offset voltage (50 μ V), drift (0.5 μ V/°C), and high common-mode rejection (110 dB at G = 1000). The INA118 operates with power supplies as low as ±2.25 V, and quiescent current is only 350 µA, making this device an excellent choice for battery-operated systems.


The INA118 is available in 8-pin plastic DIP and SO-8 surface-mount packages, and specified for the -40°C to +85°C temperature range.

The upgraded INA818 offers a lower input stage offset voltage (35 µV, maximum), lower input bias current (0.5 nA maximum) and lower noise (8 nV/ $\sqrt{\text{Hz}}$) at the same quiescent current. See the Device Comparison Table for a selection of precision instrumentation amplifiers from Texas Instruments.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
INA118	SOIC (8)	3.91 mm × 4.90 mm
	PDIP (8)	6.35 mm × 9.81 mm

For all available packages, see the package option addendum at the end of the data sheet.



Simplified Schematic



Table of Contents

1 Features	1	8.3 Feature Description	13
2 Applications	1	8.4 Device Functional Modes	
3 Description	1	9 Application and Implementation	14
4 Revision History	<mark>2</mark>	9.1 Application Information	14
5 Device Comparison Table	4	9.2 Typical Application	
6 Pin Configuration and Functions	4	9.3 Power Supply Recommendations	17
7 Specifications	<u>5</u>	9.4 Layout	19
7.1 Absolute Maximum Ratings		10 Device and Documentation Support	21
7.2 ESD Ratings		10.1 Device Support	<mark>2</mark> 1
7.3 Recommended Operating Conditions	5	10.2 Receiving Notification of Documentation Update	
7.4 Thermal Information	5	10.3 Support Resources	<mark>2</mark> 1
7.5 Electrical Characteristics	6	10.4 Trademarks	21
7.6 Typical Characteristics	8	10.5 Electrostatic Discharge Caution	21
8 Detailed Description	12	10.6 Glossary	21
8.1 Overview	12	11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	12	Information	<mark>2</mark> 1
·			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (April 2019) to Revision C (September 2022)	Page
•	Changed minimum supply voltage from ±1.35 V to ±2.25 V and from 2.7 V to 4.5 V throughout documer	nt1
•	Changed Applications to link to latest end-equipment on ti.com	
•	Changed resistors in Simplified Schematic from 60 kΩ to 40 kΩ	1
•	Changed minimum and maximum input common-mode voltage from V ⁻ + 1.1 V and V ⁺ – 1 V to V ⁻ + 2 V V ⁺ – 2 V respectively in <i>Recommended Operating Conditions</i>	V and 5
•	Changed minimum and maximum ambient temperature from –55°C and +150°C to –40°C and +125°C respectively in <i>Recommended Operating Conditions</i>	5
•	Added V _{CM} = 0 V to test conditions below title in <i>Electrical Characteristics</i>	6
•	Changed input offset voltage vs temperature test condition from $T_A = T_{MIN}$ to T_{MAX} to $T_A = -40$ °C to +85 Electrical Characteristics	5°C in 6
•	Changed input offset voltage vs power supply test condition from V _S = ±1.35 V to ±18 V to V _S = ±2.25 V ±18 V in <i>Electrical Characteristics</i>	/ to <mark>6</mark>
•	Changed high-side linear input voltage range from $(V^+) - 1 V$ minimum and $(V^+) - 0.65 V$ typical to (V^+) minimum and $(V^+) - 1.4 V$ typical in <i>Electrical Characteristics</i>	– 2 V 6
•	Changed low-side linear input voltage range from (V^-) + 1.1 V minimum and (V^-) + 0.95 V typical to (V^-) V minimum and (V^-) + 1.2 V typical in <i>Electrical Characteristics</i>	·) + 2 6
•	Added test condition of $T_A = -40$ °C to +85°C to bias current vs temperature and offset current vs tempe in <i>Electrical Characteristics</i>	erature 6
•	Added test condition of $T_A = -40$ °C to +85°C to gain vs temperature and 50-k Ω resistance vs temperature.	ıre in <mark>6</mark>
•	Changed single supply output voltage test condition from $V_S = 2.7 \text{ V/0 V}$ to $V^+ = 4.5 \text{ V}$, $V^- = 0 \text{ V}$ in <i>Elect Characteristics</i>	trical
•	Deleted power supply voltage range specification from <i>Electrical Characteristics</i>	6
•	Deleted temperature range specifications from <i>Electrical Characteristics</i>	
•	Changed Figures 7-3, 7-4, 7-5, 7-6, 7-7, 7-8, 7-11, 7-12, 7-18, 7-19, and 7-20 in <i>Typical Characteristics</i>	
•	Changed FET transistor input current limit from approximately 1.5-5 mA to 6 mA in Overview	
•	Deleted internal node equations in Overview and Functional Block Diagram	
•	Changed schematic in Functional Block Diagram	12
•	Changed linear input voltage range in Input Common-Mode Range and Single-Supply Operation	13
•	Changed FET transistor input current limit from approximately 1.5-5 mA to 6 mA in Input Protection	
•	Changed resistors in Figure 9-1 from 60 kΩ to 40 kΩ in <i>Typical Application</i>	14

4/4	IEXAS
•	Instruments
www.i	ti.com

•	Changed Figure 10-5 to use a 5-V supply voltage	19
С	changes from Revision A (January 2016) to Revision B (April 2019)	Page
•	Added information about the newer, upgraded INA818	1
	Added Device Comparison Table	
С	changes from Revision * (September 2000) to Revision A (January 2016)	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes section, Applic Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	

Product Folder Links: INA118



5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA818	35-µV Offset, 0.4-µV/°C V _{OS} Drift, 8-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA819	35-µV Offset, 0.4-µV/°C V _{OS} Drift, 8-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	ow-Power, $G = 1 + 50 kΩ / RG$	
INA821	35-µV Offset, 0.4-µV/°C V _{OS} Drift, 7-nV/√Hz Noise, High-Bandwidth, Precision Instrumentation Amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50-μV Offset, 0.5-μV/°C V _{OS} Drift, 7-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA333	25-μV V _{OS} , 0.1-μV/°C V _{OS} Drift, 1.8-V to 5-V, RRO, 50-μA I _Q , chopper-stabilized INA	G = 1 + 100 kΩ / RG	1, 8
PGA280	20-mV to ±10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to ±18 V	Digital programmable	N/A
INA159	INA159 G = 0.2 V Differential Amplifier for ±10-V to 3-V and 5-V Conversion G = 0.2 V/V		N/A
PGA112	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A

6 Pin Configuration and Functions




Figure 6-1. P (8-Pin PDIP) and D (8-Pin SOIC) Packages, Top View

Table 6-1. Pin Functions

	PIN	TYPE	DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
1	1 R _G — Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.				
2	2 V ⁻ _{IN} Input Negative input				
3 V ⁺ _{IN} Input Positive input		Input	Positive input		
4	4 V ⁻ Power Negative supply				
5	Ref	Input	Reference input. This pin must be driven by low impedance or connected to ground.		
6	6 V _O Output		Output		
7	7 V ⁺ Power Positive supply		Positive supply		
8 R _G — Gain setting pi		_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.		

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	Supply voltage		±18	V
	Analog input voltage		±40	V
	Output short-circuit (to ground)	Continuous		
	Operating temperature	-40	125	°C
	Junction temperature		150	°C
	Lead temperature (soldering, 10 s)		300	°C
T _{stg}	Storage temperature	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 7.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
v (ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

-		MIN	NOM	MAX	UNIT
Vs	Power supply	±2.25	±15	±18	V
	Input common-mode voltage (for V _O = 0 V)	V- + 2		V ⁺ – 2	V
T _A	Ambient temperature	-40		125	°C

7.4 Thermal Information

		INA		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115	48	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	62	37	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59	25	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14	14	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	58	25	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: INA118

Copyright © 2022 Texas Instruments Incorporated



7.5 Electrical Characteristics

at $T_A = 25$ °C, $V_S = \pm 15$ V, $V_{CM} = 0$ V, and $R_L = 10$ k Ω (unless otherwise noted)

	AMETER	V, and R _L = 10 kΩ (ur		MIN	TYP	MAX	UNIT	
INPUT								
			INA118PB, UB		±10 ± 50 / G	±50 ± 500 / G		
	Initial	T _A = 25°C	INA118P, U		±25 ±100 / G	±125 ±1000 / G	μV	
			INA118PB, UB		±0.2 ± 2 / G	±0.5 ± 20 / G		
Offset voltage, RTI	vs Temperature	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	INA118P, U		±0.2 ± 5 / G	±1 ± 20 / G	μV/°C	
3 /			INA118PB, UB		±1 ±10 / G	±5 ± 100 / G		
	vs Power supply	$V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}$	INA118P, U		±1 ±10 / G	±10 ±100 / G	μV/V	
	Long-term stability				±0.4 ±5 / G		μV/mo	
	Differential				10 ¹⁰ 1		-	
Impedance	Common-mode				10 ¹⁰ 4		Ω pF	
				(V ⁺) – 2	(V ⁺) - 1.4			
Linear input voltage				(V ⁻) + 2	(V ⁻) + 1.2		V	
Safe input voltage						±40	V	
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	80	90			
		G = 1	INA118P, U	73	90			
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	97	110			
		G = 10	INA118P, U	89	110			
Common-mode reje	ction	$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	107	120		- dB	
		G = 100	INA118P, U	98	120			
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$ G = 1000	INA118PB, UB	110	125			
			INA118P, U	100	125			
			INA118PB, UB		±1	±5		
Bias current			INA118P, U		±1	±10	nA	
Bias current drift		T _A = -40°C to +85°C			±40		pA/°C	
			INA118PB, UB		±1	±5	nA	
Offset current			INA118P, U		±1	±10		
Offset current drift		T _A = -40°C to +85°C			±40		pA/°C	
			f = 10 Hz		11		nV/√ Hz	
			f = 100 Hz		10		nV/√ Hz	
Noise voltage, RTI		$G = 1000, R_S = 0 Ω$	f = 1 kHz		10		nV/√ Hz	
			f _B = 0.1 Hz to 10 Hz		0.28		μVp-p	
			f = 10 Hz		2			
Noise current	nt		f = 1 kHz		0.3		pA/√Hz	
			f _B = 0.1 Hz to 10 Hz		80		рАр-р	
GAIN								
Gain equation					1 + (50 kΩ / R _G)		V/V	
Gain				1		10000	V/V	
0.		G = 1			±0.01%	±0.024%		
		G = 10			±0.02%	±0.4%		
Gain error		G = 100			±0.05%	±0.5%		
G = 10		G = 1000	i = 1000		±0.5%	±1%		
Gain drift		$G = 1$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$	C		±1	±10	ppm/°C	
50-kΩ resistance dri	ft ⁽¹⁾	T _A = -40°C to +85°C			±25	±100	ppm/°C	
		G = 1			±0.0003	±0.001		
N. 12		G = 10			±0.0005	±0.002	0, 5===	
Nonlinearity	G = 100				±0.0005	±0.002	√ % of FSR	
		G = 100 G = 1000			±0.002		ı	

7.5 Electrical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $V_{CM} = 0$ V, and $R_L = 10$ k Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT			<u>'</u>		'	
	Positive	$R_L = 10 \text{ k}\Omega$	(V ⁺) – 1	(V ⁺) - 0.8		
Voltage:	Negative	$R_L = 10 \text{ k}\Omega$	(V ⁻) + 0.35	(V ⁻) + 0.2		V
voltage.	Single supply high	$V^{+} = 4.5 \text{ V}, V^{-} = 0 \text{ V}^{(2)}, R_{L} = 10 \text{ k}\Omega$	1.8	2		
	Single supply low	$V^{+} = 4.5 \text{ V}, V^{-} = 0 \text{ V}^{(2)}, R_{L} = 10 \text{ k}\Omega$	60	35		mV
Load capacitar	nce stability			1000		pF
Short circuit cu	rrent			+5/–12		mA
FREQUENCY	RESPONSE	·				
		G = 1		800		
D	-ID	G = 10		500 70		
Bandwidth, –3	uБ	G = 100				
		G = 1000		7		
Slew rate		V _O = ±10 V, G = 10		0.9		V/µs
		G = 1		15		
0-44:	040/	G = 10		15		
Settling time, 0.01%		G = 100		21		μs
		G = 1000		210		
Overload recovery		50% overdrive		20		μs
POWER SUPP	PLY		1			
Current		V _{IN} = 0 V		±350	±385	μA
		<u> </u>				

⁽¹⁾ Temperature coefficient of the 50- $k\Omega$ term in the gain equation.


Product Folder Links: INA118

⁽²⁾ Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.



7.6 Typical Characteristics

at $T_A = 25$ °C, $V_S = \pm 15$ V (unless otherwise noted)







Figure 7-1. Gain vs Frequency

Figure 7-2. Common-Mode Rejection vs Frequency







Figure 7-3. Input Common-Mode Range vs Output Voltage

Figure 7-4. Input Common-Mode Range vs Output Voltage







Figure 7-6. Input Common-Mode Range vs Output Voltage

7.6 Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V (unless otherwise noted)



Product Folder Links: INA118


Figure 7-11. Quiescent Current and Slew Rate vs Temperature

Figure 7-12. Input Bias Current vs Input Overload Voltage



7.6 Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V (unless otherwise noted)







Figure 7-13. Offset Voltage vs Warm-Up Time

Figure 7-14. Input Bias and Offset Current vs Temperature







Figure 7-15. Output Voltage Swing vs Output Current

Figure 7-16. Output Voltage Swing vs Power Supply Voltage







Figure 7-17. Output Current Limit vs Temperature

Figure 7-18. Maximum Output Swing vs Frequency

7.6 Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V (unless otherwise noted)






Figure 7-20. Input-Referred Noise, 0.1 Hz to 10 Hz




Figure 7-21. Small-Signal Response





Figure 7-22. Small-Signal Response








Figure 7-24. Large-Signal Response




8 Detailed Description

8.1 Overview

Section 8.2 shows a simplified representation of the INA118 and provides insight into device operation. Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, thus preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 6 mA.

The differential input voltage is buffered by Q_1 and Q_2 and impressed across R_G , causing a signal current to flow through R_G , R_1 , and R_2 . The output difference amp, A_3 , removes the common-mode component of the input signal and refers the output signal to the Ref pin.

8.2 Functional Block Diagram



8.3 Feature Description

The INA118 input sections use junction field effect transistors (JFET) connected to provide protection up to ±40 V. The current-feedback architecture provides maximum bandwidth over the full range of gain settings.

8.4 Device Functional Modes

8.4.1 Noise Performance

The INA118 provides low noise in most applications. For differential source impedances less than 1 k Ω , the INA103 may provide lower noise. For source impedances greater than 50 k Ω , the INA111 FET-input instrumentation amplifier may provide lower noise.

The low-frequency noise of the INA118 is approximately 0.28 μV_{PP} , measured from 0.1 Hz to 10 Hz (G \geq 100). The INA118 provides dramatically improved noise performance when compared to state-of-the-art, chopper-stabilized amplifiers.

8.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA118 is from approximately 1.4-V less than the positive supply voltage to 1.2-V greater than the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage; see also Figure 7-6.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier is near zero. In this case, the output of the INA118 is near 0 V even though both inputs are overloaded.

8.4.3 Input Protection

The inputs of the INA118 are individually protected for voltages up to ±40 V. For example, a condition of –40 V on one input and +40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 6 mA. Figure 7-12 shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.

Product Folder Links: INA118



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


9.1 Application Information

The INA118 measures a small differential voltage with a high common-mode voltage developed between the noninverting and inverting input. The high common-mode rejection makes the INA118 an excellent choice for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.


9.2 Typical Application

Figure 9-1 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies can require decoupling capacitors close to the device pins, as shown. The output is referred to the output reference (Ref) pin, which is normally grounded. This connection must be low-impedance to maintain good common-mode rejection. A resistance of 12 Ω in series with the Ref pin causes a typical device to degrade to approximately 80-dB CMR (G = 1).

Figure 9-1 depicts an input signal with a 5-mV, 1-kHz signal with a 1-V_{PP} common-mode signal, a condition often observed in process-control systems. Figure 9-2 depicts the output of the INA118 (G = 250) depicting the clean recovered 1-kHz waveform.



NC: No Connection.



Also drawn in simplified form:




Figure 9-1. Basic Connections

Product Folder Links: INA118

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9.2.1 Design Requirements

Figure 9-5 and Figure 9-4 depict the performance of a typical application of the INA118 in a shop floor-vibration sensing application. Industrial process control systems often involve the interconnecting of multiple subsystems; therefore, ground loops are frequently encountered, and often are not easily solved. The inherent common-mode rejection of instrumentation amplifiers enables accurate measurements even in the presence of ground-loop potentials.

The typical application was tested in a system with these requirements:

- Transducer signal ≈ 5 mV_{PP}
- Transducer center frequency = 1 kHz
- Common-mode signal (required to be rejected): 1 V_{PP} at 60 Hz

9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Gain

As shown in Equation 1, the gain of the INA118 is set by connecting a single external resistor, R_G , connected between pins 1 and 8.

$$G = 1 + \frac{50 \, k\Omega}{R_G} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 9-1.

The 50-k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These on-chip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA118.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

9.2.2.2 Dynamic Performance

Figure 7-1 shows that, despite a low quiescent current, the INA118 achieves wide bandwidth, even at high gain. This achievement is due to the current-feedback topology of the INA118. Settling time also remains excellent at high gain.

The INA118 exhibits approximately 3-dB peaking at 500 kHz in unity gain. This peaking is a result of the current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable 6-dB/octave due to a zero in the amplifier response. A simple pole at 300 kHz or less produces a flat pass-band unity gain response.

9.2.2.3 Offset Trimming

The INA118 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 9-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref pin is summed at the output. The op amp buffer provides low impedance at the Ref pin to preserve good common-mode rejection.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






Figure 9-2. Optional Trimming of Output Offset Voltage

9.2.2.4 Input Bias Current Return Path

The input impedance of the INA118 is extremely high at approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ± 5 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 9-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential which exceeds the common-mode range of the INA118, and the input amplifiers saturates.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 9-3). With higher source impedance, using two equal resistors provides a balanced input, with the possible advantages of lower input offset voltage due to bias current, and better high-frequency common-mode rejection.





Figure 9-3. Providing an Input Common-Mode Current Path

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9.2.3 Application Curves



9.3 Power Supply Recommendations

9.3.1 Low-Voltage Operation

The INA118 operates on power supplies as low as ±2.25 V. Performance of the INA118 remains excellent with power supplies ranging from ±2.25 V to ±18 V. Most parameters vary only slightly throughout this supply voltage range; see also *Section 7.6*. Operation at low supply voltage requires careful attention to make sure that the input voltages remain within the respective linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Figure 7-3 shows the range of linear operation for a various supply voltages and gains.

Product Folder Links: INA118







Figure 9-6. AC-Coupled Instrumentation Amplifier



ISA TYPE	MATERIAL	COEFFICIENT (µV/°C)	R ₁ , R ₂
E	+ Chromel - Constantan	58.5	66.5kΩ
J	+ Iron – Constantan	50.2	76.8kΩ
K	+ Chromel – Alumel	39.4	97.6kΩ
Т	+ Copper – Constantan	38.0	102kΩ

Figure 9-7. Thermocouple Amplifier With Cold Junction Compensation




Figure 9-8. Differential Voltage to Current Converter





Figure 9-9. ECG Amplifier With Right-Leg Drive

9.3.2 Single-Supply Operation

The INA118 can be used on single power supplies of 4.5 V to 36 V. Figure 9-10 shows a basic single-supply circuit. The output Ref pin is connected to ground. Zero differential input voltage demands an output voltage of 0 V (ground). The actual output voltage swing is limited to approximately 35-mV above ground, when the load is referred to ground as shown. Figure 7-15 shows how the output voltage swing varies with output current.

With single supply operation, V^+_{IN} and V^-_{IN} must be 1.2-V greater than ground for linear operation. Connecting the inverting input to ground and measuring a voltage connected to the noninverting input is not possible.

To illustrate the issues affecting low-voltage operation, consider the circuit in Figure 9-10, which shows the INA118 operating from a single 5-V supply. Depending on the desired gain, a resistor in series with the high side of the bridge can be required to make sure that the bridge output voltage is within the common-mode range of the amplifier inputs. See Figure 7-5 for 5-V single supply operation.



NOTE: (1) R_1 may be required to create proper common-mode voltage, for low voltage operation with certain gains — see text.

Figure 9-10. Single-Supply Bridge Amplifier

9.4 Layout

9.4.1 Layout Guidelines

TI always recommends paying attention to good layout practices. For best operational performance of the device, use good printed-circuit-board (PCB) layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS® relays to change the value of R_G, select the component so that the switch capacitance is as small as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, and of the
 individual device. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power
 sources local to the analog circuitry. Connect low-ESR, 0.1-µF ceramic bypass capacitors between each
 supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V⁺ to
 ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Keep the traces as short as possible.



9.4.2 Layout Example




Figure 9-11. Layout Recommendation

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

Table 10-1. Design Kits and Evaluation Modules

idolo io ii booigii tato dila batatati modaloo									
NAME	PART NUMBER	TYPE							
DIP adapter evaluation module	DIP-ADAPTER-EVM	Evaluation modules and boards							
Universal instrumentation amplifier evaluation module	INAEVM	Evaluation modules and boards							

Table 10-2. Development Tools

DESCRIPTION	PART NUMBER	TYPE			
Analog engineer's calculator	ANALOG-ENGINEER-CALC	Calculation tool			
TINA-TI™ software: SPICE-based analog simulation program	TINA-TI	Circuit design and simulation			
PSpice® for TI design and simulation tool	PSPICE-FOR-TI	Circuit design and simulation			

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TINA-TI[™] and TI E2E[™] are trademarks of Texas Instruments.

PhotoMOS® is a registered trademark of Panasonic Corporation.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: INA118

Copyright © 2022 Texas Instruments Incorporated

23-May-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA118P	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	N/A for Pkg Type	-40 to 85	INA118P
INA118P.A	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	N/A for Pkg Type	-40 to 85	INA118P
INA118P.B	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	N/A for Pkg Type	-40 to 85	INA118P
INA118PB	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	N/A for Pkg Type	-	INA118P B
INA118PB.A	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	N/A for Pkg Type	-40 to 85	INA118P B
INA118PB.B	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	N/A for Pkg Type	-40 to 85	INA118P B
INA118U	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI Nipdau	Level-3-260C-168 HR	-	INA 118U
INA118U.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U
INA118U.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U
INA118U/2K5	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI Nipdau	Level-3-260C-168 HR	-	INA 118U
INA118U/2K5.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U
INA118U/2K5.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U
INA118U/2K5G4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	See INA118U/2K5	INA 118U
INA118UB	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI Nipdau	Level-3-260C-168 HR	-	INA 118U B
INA118UB.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U B
INA118UB.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U B

23-May-2025



www.ti.com

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA118UB/2K5	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI Nipdau	Level-3-260C-168 HR	-	INA 118U B
INA118UB/2K5.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U B
INA118UB/2K5.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 118U B
INA118UBG4	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI	Level-3-260C-168 HR	See INA118UB	INA 118U B
INA118UG4	Active	Production	SOIC (D) 8	75 TUBE	Yes	Call TI	Level-3-260C-168 HR	See INA118U	INA 118U

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 27-Jun-2025

TAPE AND REEL INFORMATION

REEL DIMENSIONS Reel Diameter Reel Width (W1)

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 27-Jun-2025



*All dimensions are nominal

7 til dilliononono di o momina							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA118U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA118U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0



www.ti.com 27-Jun-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA118P	Р	PDIP	8	50	506	13.97	11230	4.32
INA118P	Р	PDIP	8	50	506	13.97	11230	4.32
INA118P.A	Р	PDIP	8	50	506	13.97	11230	4.32
INA118P.A	Р	PDIP	8	50	506	13.97	11230	4.32
INA118P.B	Р	PDIP	8	50	506	13.97	11230	4.32
INA118P.B	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB.A	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB.A	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB.B	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB.B	Р	PDIP	8	50	506	13.97	11230	4.32
INA118U	D	SOIC	8	75	506.6	8	3940	4.32
INA118U.A	D	SOIC	8	75	506.6	8	3940	4.32
INA118U.B	D	SOIC	8	75	506.6	8	3940	4.32
INA118UB	D	SOIC	8	75	506.6	8	3940	4.32
INA118UB.A	D	SOIC	8	75	506.6	8	3940	4.32
INA118UB.B	D	SOIC	8	75	506.6	8	3940	4.32
INA118UBG4	D	SOIC	8	75	506.6	8	3940	4.32
INA118UG4	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated