

## Features

- Multipower BCD technology
- Minimum input/output pulse width distortion
- 150 mΩ  $R_{DS(on)}$  complementary DMOS output stage
- CMOS compatible logic inputs
- Thermal protection
- Thermal warning output
- Undervoltage protection
- Short-circuit protection

## Description

The STA510A is a monolithic, quad, half-bridge stage in multipower BCD technology. The device can be used as dual-bridge or reconfigured, by connecting the CONFIG pin to the VDD pin, as single-bridge with double current capability, or as half-bridge (binary mode) with half current capability.

The device is particularly designed to make the output stage of a stereo all-digital high-efficiency (DDX) amplifier, which employs a pulse-width modulator driver. The STA510A is capable of delivering an output power of 50 W into 3 Ω loads with THD = 10% and  $V_{CC} = 36$  V. In single BTL configuration the device can deliver 200 W into a 3 Ω load with THD = 10% and  $V_{CC} = 36$  V.

The input pins have a threshold proportional to  $V_L$  pin voltage.

**Table 1. Device summary**


Order code	Operating temp. range	Package	Packing
STA510A13TR	0 ° to 70 °C	PowerSO-36 (slug up)	Tape and reel

## Contents

<b>1</b>	<b>Audio application circuit</b>	<b>3</b>
<b>2</b>	<b>Pin description</b>	<b>4</b>
<b>3</b>	<b>Electrical specifications</b>	<b>6</b>
3.1	Absolute maximum ratings	6
3.2	Recommended operating conditions	6
3.3	Thermal data	6
3.4	Electrical specifications	7
<b>4</b>	<b>Technical information</b>	<b>11</b>
4.1	Logic interface and decode	11
4.2	Protection circuitry	12
4.3	Power outputs	12
4.4	Parallel output / high current operation	12
4.5	Output filtering	12
4.6	Application circuits	13
<b>5</b>	<b>Package information</b>	<b>15</b>
5.1	PowerSO-36 exposed pad up package information	16
<b>6</b>	<b>Revision history</b>	<b>18</b>

# 1 Audio application circuit

Figure 1. TAudio application circuit (dual BTL)



## 2 Pin description

Figure 2. Pin connections (top view)




Table 2. Pin list

Pin	Name	Description
1	GND-SUB	Substrate ground
2, 3	OUT2B	Output half-bridge 2B
4	Vcc2B	Positive supply
5	GND2B	Negative supply
6	GND2A	Negative supply
7	Vcc2A	Positive supply
8, 9	OUT2A	Output half-bridge 2A
10, 11	OUT1B	Output half-bridge 1B
12	Vcc1B	Positive supply
13	GND1B	Negative supply
14	GND1A	Negative supply
15	Vcc1A	Positive supply
16, 17	OUT1A	Output half-bridge 1A
18	NC	Not connected

**Table 2. Pin list (continued)**

Pin	Name	Description
19	GND-clean	Logical ground
20	GND-Reg	Ground for regulator $V_{DD}$
21, 22	$V_{DD}$	5-V regulator referred to ground
23	$V_L$	High logical state setting voltage
24	CONFIG	Configuration 0: normal operation 1: single BTL (mono) mode, join the pins OUT1A to OUT1B and OUT2A to OUT2B (if IN1A is joined to IN1B and IN2A to IN2B)
25	PWRDN	Standby (power down): 0: low power consumption mode 1: normal operation
26	TRI-STATE	High impedance control: 0: all power amplifiers in high-impedance state 1: normal operation
27	FAULT <sup>(1)</sup>	Fault advisor: 0: fault detected (short circuit or thermal) 1: normal operation
28	TH-WAR	Thermal warning advisor: 0: junction temperature = 130 °C 1: normal operation
29	IN1A	Input of half-bridge 1A
30	IN1B	Input of half-bridge 1B
31	IN2A	Input of half-bridge 2A
32	IN2B	Input of half-bridge 2B
33, 34	$V_{SS}$	5-V regulator referred to $+V_{CC}$
35, 36	VCCSIGN	Signal positive supply
-	EP	Exposed pad up

1. The pin is open collector. To have a high logic value it needs to be pulled up by a resistor.

## 3 Electrical specifications

### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage (pin 4, 7, 12, 15)	44	V
$V_{max}$	Maximum voltage on pins 23 to 32	5.5	V
$P_{tot}$	Power dissipation ( $T_{case} = 70^\circ\text{C}$ )	21	W
$T_{op}$	Operating temperature range	90	$^\circ\text{C}$
$T_{stg}, T_j$	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

### 3.2 Recommended operating conditions

Table 4. Recommended operating conditions<sup>(1)</sup>

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{cc}$	DC supply voltage	10		39.0	V
$V_L$	Input logic reference	2.7	3.3	5.0	V
$T_{amb}$	Ambient temperature	0		70	$^\circ\text{C}$

1. Performance not guaranteed beyond recommended operating conditions.

### 3.3 Thermal data

The power dissipated within the device depends primarily on the supply voltage, load impedance and output modulation level. The PowerSO36 package of the STA510A includes an exposed pad or slug on the top of the device to provide a direct thermal path from the die to the heatsink.

Table 5. Thermal data

Symbol	Parameter	Min.	Typ.	Max.	Unit
$T_{j-case}$	Thermal resistance junction to case (thermal pad)		1	2.5	$^\circ\text{C/W}$
$T_{jSD}$	Thermal shut-down junction temperature		150		$^\circ\text{C}$
$T_{warn}$	Thermal warning temperature		130		$^\circ\text{C}$
$t_{hSD}$	Thermal shutdown hysteresis		25		$^\circ\text{C}$

### 3.4 Electrical specifications

The results in [Table 6](#) below are given for the conditions:  $V_L = 3.3$  V,  $V_{CC} = 36$  V,  $R_L = 8 \Omega$ ,  $f_{sw} = 384$  kHz and  $T_{amb} = 25$  °C unless otherwise specified. See also [Figure 3](#).

**Table 6. Electrical specifications**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$R_{dsON}$	Power P-channel/N-channel MOSFET $R_{DS(on)}$	$I_d = 1$ A		150	200	$m\Omega$
$I_{dss}$	Power P-channel/N-channel leakage current				100	$\mu A$
$g_N$	Power P-channel $R_{DS(on)}$ matching	$I_d = 1$ A	95			%
$g_P$	Power N-channel $R_{DS(on)}$ matching	$I_d = 1$ A	95			%
$Dt_s$	Low current deadtime (static)	See test circuit <a href="#">Figure 3</a>		10	20	ns
$Dt_d$	High current deadtime (dynamic)	$L = 22 \mu H$ , $C = 470 nF$ , $R_L = 8 \Omega$ , $I_d = 3$ A, see test circuit <a href="#">Figure 5</a>			50	ns
$t_d$ ON	Turn-on delay time	Resistive load, $V_{CC} = 30$ V			100	ns
$t_d$ OFF	Turn-off delay time	Resistive load, $V_{CC} = 30$ V			100	ns
$t_r$	Rise time	Resistive load, as <a href="#">Figure 3</a>			25	ns
$t_f$	Fall time	Resistive load, as <a href="#">Figure 3</a>			25	ns
$V_{IN-High}$	High level input voltage				$V_L/2 + 300$ mV	V
$V_{IN-Low}$	Low level input voltage		$V_L/2 - 300$ mV			V
$I_{IN-H}$	High level input current	Pin voltage = $V_L$		1		$\mu A$
$I_{IN-L}$	Low level input current	Pin voltage = 0.3 V		1		$\mu A$
$I_{PWRDN-H}$	High level PWRDN pin input current	$V_L = 3.3$ V		35		$\mu A$
$V_{Low}$	Low logical state voltage (pins PWRDN, TRISTATE)	$V_L = 2.7$ V			0.70	V
		$V_L = 3.3$ V			0.80	
		$V_L = 5.0$ V			0.85	
$V_{High}$	High logical state voltage (pins PWRDN, TRISTATE)	$V_L = 2.7$ V	1.50			V
		$V_L = 3.3$ V	1.7			V
		$V_L = 5.0$ V	1.85			V
$I_{VCC-PWRDN}$	Supply current from $V_{CC}$ in power down	$PWRDN = 0$			3	mA
$I_{FAULT}$	Output current pins FAULT -TH- WARN when FAULT CONDITIONS	$V_{PIN} = 3.3$ V		1		mA
$I_{VCC-hiz}$	Supply current from $V_{CC}$ in tri-state	$V_{CC} = 30$ V, Pin TRI-STATE = 0		22		mA

Table 6. Electrical specifications (continued)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_{VCC}$	Supply current from $V_{CC}$ in operation both channel switching)	$V_{CC} = 30$ V, input pulse width duty cycle = 50%, switching frequency = 384 kHz, no LC filters;		70		mA
$I_{SCP}$	Short-circuit current limit		5.5	6		A
$V_{UV}$	Undervoltage protection threshold			7		V
$t_{pw\_min}$	Output minimum pulse width	No load	25		40	ns
ESD	ESD maximum withstanding voltage range, test condition CDF-AEC-Q100-002-"Human Body Model"		$\pm 1500$			V

Table 7. Logic truth table

TRI-STATE	INxA	INxB	Q1	Q2	Q3	Q4	Output mode
0	x	x	OFF	OFF	OFF	OFF	Hi-Z
1	0	0	OFF	OFF	ON	ON	DUMP
1	0	1	OFF	ON	ON	OFF	NEGATIVE
1	1	0	ON	OFF	OFF	ON	POSITIVE
1	1	1	ON	ON	OFF	OFF	Not used

Figure 3. Test circuit for low current deadtime for single-ended applications






Figure 4. Test circuit for high current deadtime for bridge applications



**Figure 5. Block diagram for high current dead time for bridge applications**


## 4 Technical information

The STA510A is a dual channel H-bridge that is able to deliver 100 W per channel (into  $R_L = 6 \Omega$  with THD = 10% and  $V_{CC} = 36$  V) of audio output power very efficiently. It operates in conjunction with a pulse-width modulator driver such as the STA321 or STA309A.


The STA510A converts ternary-, phase-shift- or binary-controlled PWM signals into audio power at the load. It includes a logic interface, integrated bridge drivers, high efficiency MOSFET outputs and thermal and short-circuit protection circuitry. In differential mode (ternary, phase-shift or binary differential), two logic level signals per channel are used to control high-speed MOSFET switches to connect the speaker load to the input supply or to ground in a bridge configuration, according to the damped ternary modulation operation.

In binary mode, both full bridge and half bridge modes are supported. The STA510A includes overcurrent and thermal protection as well as an undervoltage lockout with automatic recovery. A thermal warning status is also provided.

**Figure 6. Block diagram of full-bridge DDX® or binary mode**



**Figure 7. Block diagram of f binary half-bridge mode**



### 4.1 Logic interface and decode

The STA510A power outputs are controlled using one or two logic-level timing signals. In order to provide a proper logic interface, the VL input must operate at the same voltage as the DDX control logic supply.

## 4.2 Protection circuitry

The STA510A includes protection circuitry for overcurrent and thermal overload conditions. A thermal warning pin (THWARN, pin 28, open drain MOSFET) is activated low when the IC temperature exceeds 130 °C, just in advance of thermal shutdown. When a fault condition is detected an internal fault signal immediately disables the output power MOSFETs, placing both H-bridges in a high-impedance state. At the same time the open-drain MOSFET of pin FAULT (pin 27) is switched on.

There are two possible modes subsequent to activating a fault.

- **Shutdown mode:** with pins FAULT (with pull-up resistor) and TRISTATE separate, an activated fault disables the device, signalling a low at pin FAULT output. The device may subsequently be reset to normal operation by toggling pin TRISTATE from high to low to high using an external logic signal.
- **Automatic recovery mode:** This is shown in the applications circuits below where pins FAULT and TRISTATE are connected together to a time-constant circuit (R59 and C58). An activated fault forces a reset on pin TRISTATE causing normal operation to resume following a delay determined by the time constant of the circuit. If the fault condition persists, the circuit operation repeats until the fault condition is cleared. An increase in the time constant of the circuit produces a longer recovery interval. Care must be taken in the overall system design not to exceed the protection thresholds under normal operation.

## 4.3 Power outputs

The STA510A power and output pins are duplicated to provide a low-impedance path for the device bridged outputs. All duplicate power, ground and output pins must be connected for proper operation.

The PWRDN or TRISTATE pin should be used to set all power MOSFETs to the high-impedance state during power-up until the logic power supply, VL, has settled.

## 4.4 Parallel output / high current operation

When using the DDX mode output, the STA510A outputs can be connected in parallel in order to increase the output current capability to a load. In this configuration the STA510A can provide up to 200 W into a 3-Ω load.

This mode of operation is enabled with the pin CONFIG (pin 24) connected to pin VDD. The inputs are joined so that IN1A = IN1B, IN2A = IN2B and similarly the outputs OUT1A = OUT1B, OUT2A = OUT2B as shown in [Figure 9](#).

## 4.5 Output filtering

A passive 2<sup>nd</sup>-order filter is used on the STA510A power outputs to reconstruct the analog audio signal. System performance can be significantly affected by the output filter design and choice of passive components. A filter design for 6- or 8-Ω loads is shown in the application circuit of [Figure 8](#), and for 4-Ω loads in [Figure 9](#) and [Figure 10](#).

## 4.6 Application circuits

Figure 8. Typical stereo full bridge configuration for up to 2x 100 W





Figure 10. Typical quad half-bridge configuration for up to 4x 50 W



Note:

*In the above three circuits a PWM modulator as driver is needed.*

*The power estimations were made using the STA321+STA510A demo board. The peak power duration is for  $t \leq 1$  s.*


## 5 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK is an ST trademark.



## 5.1 PowerSO-36 exposed pad up package information

Figure 11. PowerSO-36 exposed pad up package outline



**Figure 12. PowerSO-36 section A-A and B-B package outline**

**Table 8. PowerSO-36 package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
θ	0°	-	8°
θ1	5°	-	10°
θ2	0°	-	-
A	-	-	3.41
A1	0.30	-	-0.40
A2	3.10	3.14	3.18
A3	-	0.2	-
A4	0.80	-	1.00
b	0.22	-	0.41
b1	0.22	-	0.38
c	0.23	-	0.32
c1	0.23	0.25	0.29
D	15.90 BSC		
D1	VARIATION		
D2		-	1.00
D3	-	5.00	-
e	0.65 BSC		
E	14.20 BSC		
E1	11.00 BSC		
E2	VARIATION		
E3	-	-	2.90
h	-	-	1.10
L	0.80	-	1.10
L1	1.60 REF		
L2	0.35 BSC		
N	36		
R	0.20	-	-
R1	0.20	-	-
s	0.25	-	-

**Table 9. Tolerance of form and position**

Symbol	Databook
aaa	0.10
bbb	0.30
ccc	0.075
ddd	0.25
eee	0.10
ggg	0.25
Note	1.2

**Table 10. Variations**

Symbol	Databook			Opt.
	Min.	Typ.	Max.	
D1	9.40	-	9.80	A
E2	5.80	-	6.20	

## 6 Revision history

Table 11. Document revision history

Date	Revision	Changes
13-Oct-2004	1	Initial release.
11-Mar-2010	2	Updated description and applications circuits
15-Jan-2019	3	Removed the order code STA510A from the device summary table in cover page.
22-Oct-2020	4	Updated cover image and package information.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

