Dual Monostable Multivibrator

The MC14528B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an output pulse over a wide range of widths, the duration of which is determined by the external timing components, $C_{\rm X}$ and $R_{\rm X}$.

Features

- Separate Reset Available
- Diode Protection on All Inputs
- Triggerable from Leading or Trailing Edge Pulse
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- This part should only be used in new designs where the pulse width is < 10 us

Note: For designs requiring a pulse width $> 10 \,\mu s$, please see MC14538, which is pin–for–pin compatible

- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb–Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage Range	V_{DD}	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V _{in} , V _{out}	-0.5 to V _{DD} + 0.5	V
Input or Output Current (DC or Transient) per Pin	I _{in} , I _{out}	±10	mA
Power Dissipation, per Package (Note 1)	P _D	500	mW
Ambient Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packagé: -7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com



PIN ASSIGNMENT

CASE 751B

V _{SS} [1●	16	V_{DD}
C _X 1/R _X 1	2	15	V_{SS}
RESET 1	3	14	$C_X 2/R_X 2$
A1 [4	13	RESET 2
B1 [5	12	A2
Q1 [6	11 🛭	B2
Q1 [7	10	Q2
V _{SS} [8	9	Q2

MARKING DIAGRAM



 A
 = Assembly Location

 WL
 = Wafer Lot

 YY, Y
 = Year


 WW, W
 = Work Week

 G
 = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ONE-SHOT SELECTION GUIDE




*LIMITED OPERATING VOLTAGE (2-6 V)

TOTAL OUTPUT PULSE WIDTH RANGE

RECOMMENDED PULSE WIDTH RANGE

★

BLOCK DIAGRAM



$$\begin{split} &V_{DD} = PIN\ 16 \\ &V_{SS} = PIN\ 1,\ PIN\ 8,\ PIN\ 15 \\ &R_X\ AND\ C_X\ ARE\ EXTERNAL\ COMPONENTS \end{split}$$

FUNCTION TABLE

	Inputs	Out	puts	
Reset	Α	В	Q	Q
H H	L	H ~	77	디디
H H				iggered iggered
H H	L, H, <i>\</i> _ L	H L, H, <i>-</i> ∕⁻		iggered iggered
	X	X	L Not Tr	H iggered

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Lev	el V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Lev (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	el V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Lev $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	1 1 1	3.5 7.0 11	- - -	Vdc
	e I _{OH}	5.0 5.0 10 15	-1.2 -0.64 -1.6 -4.2	- - -	-1.0 -0.51 -1.3 -3.4	-1.7 -0.88 -2.25 -8.8		-0.7 -0.36 -0.9 -2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Si $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	k I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	I _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current at an external load Capacitance (C_L) and at external timing capacitance (C_X), us the formula. (Note 3)	l+	_	wher	e: I _T in μΑ	R _X C ₃ per circu	$C_L + 0.36C_X$ $\chi(V_{DD}^{-2})^2f] x$ $\chi(V_{DD} = 0.0000000000000000000000000000000000$:10 ^{–3} C _X in pF, R	X _X in mega	ohms,	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$) (Note 4)

Characteristic	Symbol	C _X pF	R _χ kΩ	V _{DD} Vdc	Min	Typ (Note 5)	Max	Unit
Output Rise and Fall Time t_{TLH} , t_{THL} = (1.5 ns/pF) C_L + 25 ns t_{TLH} , t_{THL} = (0.75 ns/pF) C_L + 12.5 ns t_{TLH} , t_{THL} = (0.55 ns/pF) C_L + 9.5 ns	t _{TLH} , t _{THL}	-	-	5.0 10 15	- - -	100 50 40	200 100 80	ns
Turn–Off, Turn–On Delay Time — A or B to Q or \overline{Q} t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 240 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 87 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 65 ns	t _{PLH} , t _{PHL}	15	5.0	5.0 10 15	- - -	325 120 90	650 240 180	ns
Turn–Off, Turn–On Delay Time — A or B to Q or \overline{Q} t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 620 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 257 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 185 ns	t _{PLH} , t _{PHL}	1000	10	5.0 10 15	- - -	705 290 210		ns
Input Pulse Width — A or B	t _{WH}	15	5.0	5.0 10 15	150 75 55	70 30 30		ns
	t _{WL}	1000	10	5.0 10 15	- - -	70 30 30	- - -	ns
Output Pulse Width — Q or \overline{Q} (For $C_X < 0.01 \mu F$ use graph for appropriate V_{DD} level.)	t _W	15	5.0	5.0 10 15	- - -	550 350 300	- - -	ns
Output Pulse Width — Q or \overline{Q} (For $C_X > 0.01 \mu F$ use formula: $t_W = 0.2 R_X C_X Ln [V_{DD} - V_{SS}]$) (Note 6)	t _W	10,000	10	5.0 10 15	15 10 15	30 50 55	45 90 95	μs
Pulse Width Match between Circuits in the same package	t1 – t2	10,000	10	5.0 10 15	- - -	6.0 8.0 8.0	25 35 35	%
Reset Propagation Delay — Reset to Q or Q	t _{PLH} ,	15	5.0	5.0 10 15	- - -	325 90 60	600 225 170	ns
		1000	10	5.0 10 15	- - -	1000 300 250	- - -	ns
Retrigger Time	t _{rr}	15	5.0	5.0 10 15	0 0 0	- - -	- - -	ns
		1000	10	5.0 10 15	0 0 0	- - -	- - -	ns
External Timing Resistance	R _X	_	-	-	5.0	_	1000	kΩ
External Timing Capacitance	C _X	_	_	_	No	Limits (Note	e 7)	μF

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 If C_X > 15 μF, Use Discharge Protection Diode D_X, per Figure 9.
 R_Xis in Ω, C_X is in farads, V_{DD} and V_{SS} in volts, PW_{out} in seconds.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14528BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14528BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14528BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.




Figure 1. Output Source Current Test Circuit




Figure 2. Output Sink Current Test Circuit





Figure 3. Power Dissipation Test Circuit and Waveforms



INPUT CONNECTIONS

Characteristics	Reset	Α	В
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL} , t _W	V_{DD}	PG1	V_{DD}
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL} , t _W	V_{DD}	V _{SS}	PG2
t _{PLH(R)} , t _{PHL(R)} , t _W	PG3	PG1	PG2

*Includes capacitance of probes, wiring, and fixture parasitic.

NOTE: AC test waveforms for PG1, PG2, and PG3 on next page.




Figure 4. AC Test Circuit




Figure 5. AC Test Waveforms




Figure 6. Pulse Width versus C_X

TYPICAL APPLICATIONS




Figure 7. Retriggerable Monostables Circuitry

 V_{DD}




Figure 9. Use of a Diode to Limit Power Down Current Surge




Figure 8. Non-Retriggerable Monostables Circuitry




Figure 10. Connection of Unused Sections





SOIC-16 CASE 751B-05 **ISSUE K**

DATE 29 DEC 2006

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD ENGREPHING.
- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- MAXIMUM MOLL PRO INCLUDE DAMBAR PROTRUSION A LLOWAGE NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	1.27 BSC 0.05		BSC
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



STYLE 1: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16.	EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE	2. 3. 4. 5. 6. 7.	CATHODE ANODE NO CONNECTION CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE ANODE NO CONNECTION CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	STYLE 3: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #3 BASE, #3	12. 13.	COLLECTOR, DYE #1 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #4 EMITTER, #4 BASE, #4 EMITTER, #3 BASE, #2 EMITTER, #2 BASE, #1 EMITTER, #1	RECOMMENDED SOLDERING FOOTPRINT*
STYLE 5:	DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #1 SOURCE, #1	STYLE 6: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15.	SOURCE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		16X J 0.58	6.40 16X 1.12 16

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales