

# 3.3V, 16-Bit to 8-Bit, Mux/DeMux Gigabit Ethernet LAN Switch with Single Enable

#### **Features**

•  $R_{ON}$  is  $4\Omega$  typical

• Low bit-to-bit skew: 200ps

• Low crosstalk: -27dB @ 250MHz

• Low Current Consumption: 20µA

• Near-Zero propagation delay: 250ps

Switching speed: 9ns

Channel On-Capacitance: 9.5pF (typical)

• V<sub>CC</sub> Operating Range: +3.0V to +3.6V

• ESD >2000V . . . Human Body Model


• >350 MHz bandwidth (or data frequency)

Packaging (Pb-free & Green available):
 48-pin 240 mil wide plastic TSSOP (A)
 48-pin 173 mil wide plastic TVSOP (K)

#### **Applications**

- Dual Physical Layer Device sharing to one interface connector
- SONET OC-12(622Mbps) signal routing
- Routes physical layer signals for 10/100/1000 Mbit Ethernet

#### **Block Diagram**



#### **Description**

Pericom Semiconductor's PI3L series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading performance.

The PI3L301D is a 16- to 8-bit multiplexer/demultiplexer LAN Switch. Industry leading advantages include a propagation delay of less than 250ps, resulting from its low channel resistance and I/O capacitance. The device multiplexes differential outputs from a Gigabit Ethernet transceiver (PHY) device to one of two corresponding B1 or B2 outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew, high channel-to-channel noise isolation and is compatible with various standards, such as 10/100/1000 Base-T (Ethernet).

Generally, this part can be used to replace mechanical relays in low-voltage LAN applications that interface a physical layer over CAT 5 or CAT 6 unshielded twisted pair cable through an isolation transformer.

## **Pin Description**

1

I		
		<del></del>
$V_{DD}$	<b>[</b> ] 1	48 📮 ₀B₁
A <sub>0</sub>	<b>[</b> 2	47 🗖 1B1
GND	<b>□</b> 3	46 GND
A <sub>1</sub>	₫ 4	45 🛘 0B2
GND	<b>d</b> 5	44 🛘 1B2
$V_{DD}$	<b>d</b> 6	43 GND
GND	7	42 2B <sub>1</sub>
A <sub>2</sub>	₫ 8	41 🛘 3B1
GND	<b>d</b> 9	40 GND
A <sub>3</sub>	<b>[</b> 10	39 🛘 2B2
GND	<b>[</b> 11	38 🛘 3B2
$V_{DD}$	12	37 GND
GND	<b>1</b> 3	36 🕽 V <sub>DD</sub>
NC	<b>d</b> 14	35 🛘 4B1
A <sub>4</sub>	<b>[</b> 15	34 <b>□</b> <sub>5</sub> B <sub>1</sub>
GND	<b>[</b> 16	33 GND
A <sub>5</sub>	<b>1</b> 7	32 🗖 <sub>4</sub> B <sub>2</sub>
GND	<b>1</b> 8	31 🕽 <sub>5</sub> B <sub>2</sub>
$V_{DD}$	<b>[</b> 19	30 GND
GND	20	29 🛘 <sub>6</sub> B <sub>1</sub>
A <sub>6</sub>	21	28 7 <sub>7B1</sub>
GND	22	27 GND
A <sub>7</sub>	23	26 <sub>6B2</sub>
SEL	₫ 24	25 7 <sub>7B2</sub>

PS8665B



### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Truth Table**

Function	SEL
A <sub>N</sub> to <sub>N</sub> B <sub>1</sub>	L
$A_N$ to $_NB_2$	Н

PS8665B 07/22/03

2



# DC Electrical Characteristics for 1000 Base-T Ethernet Switching over Operating Range

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 3.3V \pm 10\%)$ 

Paramenter	Description	Test Conditions	Min.	Typ. <sup>(2)</sup>	Max.	Units
$V_{\mathrm{IH}}$	Input HIGH Voltage	Guaranteed HIGH level	2	-	-	
$V_{\mathrm{IL}}$	Input LOW Voltage	Guaranteed LOW level	-0.5	-	0.8	V
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = Max., I_{IN} = -18mA$	-	-0.7	-1.2	
$I_{\mathrm{IH}}$	Input HIGH Current	$V_{CC} = Max., V_{IN} = V_{CC}$	-	-	±5	
${ m I}_{ m IL}$	Input LOW Current	$V_{CC} = Max., V_{IN} = GND$	-	-	±5	μA
I <sub>OFF</sub>	Power Down Leakage Current	$V_{CC} = 0V, V_A = 0V, V_B \le 3.6$	-	-	±5	
R <sub>ON</sub>	Switch On-Resistance <sup>(3)</sup>	$ \begin{aligned} V_{CC} &= Min., \ 1.5V \le V_{IN} \le V_{CC}, \\ I_{IN} &= -40mA \end{aligned} $	-	4	8	
R <sub>FLAT(ON)</sub>	On-Resistance Flatness <sup>(4)</sup>	$V_{CC}$ = Min., $V_{IN}$ @ 1.5V and $V_{CC}$ , $I_{IN}$ = -40mA	-	1	ı	Ω
$\Delta R_{ m ON}$	On-Resistance match from center ports to any other port <sup>(4)</sup>	$\begin{aligned} V_{CC} &= Min., \ 1.5V \leq V_{IN} \leq V_{CC}, \\ I_{IN} &= -40mA \end{aligned}$	-	0.9	2	

# DC Electrical Characteristics for 10/100 Base-T Ethernet Switching over Operating Range

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 3.3V \pm 10\%)$ 

Paramenter	Description	Test Conditions	Min.	Typ. <sup>(2)</sup>	Max.	Units
$V_{\mathrm{IH}}$	Input HIGH Voltage	Guaranteed HIGH level	2.0	-	-	
$V_{\mathrm{IL}}$	Input LOW Voltage	Guaranteed LOW level	-0.5	-	0.8	V
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = Max., I_{IN} = -18mA$	-	-0.7	-1.2	
$I_{\mathrm{IH}}$	Input HIGH Current	$V_{CC} = Max., V_{IN} = V_{CC}$	-	-	±5	
$I_{\mathrm{IL}}$	Input LOW Current	$V_{CC} = Max., V_{IN} = GND$	-	-	±5	μΑ
I <sub>OFF</sub>	Power Down Leakage Current	$V_{CC} = 0V, V_A = 0V, V_B \le 3.6$	-	-	±5	
R <sub>ON</sub>	Switch On-Resistance <sup>(3)</sup>	$V_{CC} = Min., 1.25V \le V_{IN} \le V_{CC},$ $I_{IN} = -10mA \text{ to } -30mA$	-	-	8	
R <sub>FLAT(ON)</sub>	On-Resistance Flatness <sup>(4)</sup>	$V_{CC}$ = Min., $V_{IN}$ @ 1.25V and $V_{CC}$ , $I_{IN}$ = -10mA to -30mA	-	1.0	-	Ω
$\Delta R_{ m ON}$	On-Resistance match from center ports to any other port <sup>(4)</sup>	$V_{CC} = Min., 1.25V \le V_{IN} \le V_{CC}, I_{IN} = -10mA \text{ to } -30mA$	-	0.9	2.0	



#### Capacitance ( $T_A = 25$ °C, f = 1MHz)

Parameters <sup>(4)</sup>	Description	Test Conditions	Тур.	Max.	Units
C <sub>IN</sub>	Input Capacitance		3.1	3.6	
C <sub>OFF</sub> (B1, B2)	Port B Capacitance, Switch OFF	$V_{IN} = 0V$	2.8	6.0	pF
C <sub>ON(A/B)</sub>	A/B Capacitance, Switch ON		9.5 <sup>(5)</sup>	10.9	

#### Notes:

- 1. For max, or min, conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$  ambient and maximum loading.
- 3. Measured by the voltage drop between A and B pins at indicated current through the switch. On-Resistance is determined by the lower of the voltages on the two (A & B) pins.
- 4. This parameter is determined by device characterization but is not production tested.
- 5. Measured on worst case corner pin.

## **Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	$V_{CC} = Max., V_{IN} = GND \text{ or } V_{CC}$	-	-	800	μΑ

#### Notes:

- 1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$  ambient and maximum loading.

## **Dynamic Electrical Characteristics Over the Operating Range** (TA=-40° to +85°C, VCC=3.3V±10%, GND=0V)

Parameter	Description	Test Conditions	Min.	Typ. <sup>(2)</sup>	Max.	Units
X <sub>TALK</sub>	Crosstalk	f = 250MHz, See Fig. 2	-	-27	-	dB
O <sub>IRR</sub>	OFF Isolation	f = 250MHz, See Fig. 3	-	-32	-	uБ
BW	Bandwidth –3dB	$C_L = 10$ pf, See Fig. 1	=	350	-	MHz

#### **Switching Characteristics**

Paramenter	Description	Test Conditions	Min.	Typ. <sup>(2)</sup>	Max.	Units
tPD	Propagation Delay(2,3)		-	0.25		
t <sub>PZH</sub> , t <sub>PZL</sub>	Line Enable Time - SEL to A <sub>N</sub> , B <sub>N</sub>		0.5	1	15	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Line Disable Time - SEL to A <sub>N</sub> , B <sub>N</sub>		0.5	-	9	ns
t <sub>SK(o)</sub>	Output Skew between center port (A4 to A5) to any other port(2)		-	0.1	0.2	113
t <sub>SK(p)</sub>	Skew between opposite transitions of the same output (t <sub>PHL</sub> - t <sub>PLH</sub> ) (2)		ı	0.1	0.2	

#### **Notes:**


- 1. For max, or min, conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Guaranteed by design.
- 3. The bus switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

4

PS8665B 07/22/03



# Test Circuit for Electrical Characteristics<sup>(1)</sup>



#### **Notes:**

- 1.  $C_L = Load$  capacitance: includes jig and probe capacitance.
- 2.  $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator
- 3. All input impulses are supplied by generators having the following characteristics: f = 10 MHz,  $Z_O = 50 \Omega$ ,  $t_R \le 2.5 \text{ns}$ ,  $t_F \le 2.5 \text{ns}$ .
- 4. The outputs are measured one at a time with one transition per measurement.

### **Switch Positions**

Test	Switch
t <sub>PLZ</sub> , t <sub>PZL</sub> (output on B-side)	6.0V
t <sub>PHZ</sub> , t <sub>PZH</sub> (output on B-side)	GND
Prop Delay	Open




Figure 1. Bandwidth -3db Testing

5

PS8665B 07/22/03






Figure 2. Crosstalk Test Setup





Figure 3. Off Isolation Tets Setup



### **Switching Waveforms**



# **Applications Information**

## **Logic Inputs**

The logic control inputs can be driven up to +3.6V regardless of the supply voltage. For example, given a +3.3V supply, the output enables or select pins may be driven low to 0V and high to 3.6V. Driving IN Rail-to-Rail® minimizes power consumption.

### **Power-Supply Sequencing**

Proper power-supply sequencing is advised for all CMOS devices. It is recommended to always apply  $V_{CC}$  before applying signals to the input/output or control pins.


7

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd


PS8665B 07/22/03



### Packaging Mechanical: 48-Pin TSSOP (A)



## Packaging Mechanical: 48-Pin TVSOP (K)





## **Ordering Information**

Ordering Code	Package Code	Package Description
PI3L301DA	A	48-pin 240 mil wide plastic TSSOP
PI3L301DAE	A	Pb-free & Green, 48-pin 240 mil wide plastic TSSOP
PI3L301DK	K	48-pin 173 mil wide plastic TVSOP
PI3L301DKE	K	Pb-free & Green, 48-pin 173 mil wide plastic TVSOP

#### **Notes:**

<sup>1.</sup> Thermal characteristics can be found on the company web site at www.pericom.com/packaging/