

# Field Effect Transistor - Dual, N & P-Channel, Enhancement Mode

## **NDC7001C**

#### **General Description**

These dual N & P-Channel Enhancement Mode Field Effect Transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. These device is particularly suited for low voltage, low current, switching, and power supply application.

#### **Features**

- Q1 0.51 A, 60 V
  - $R_{DS(ON)} = 2 \Omega @ V_{GS} = 10 V$
  - $R_{DS(ON)} = 4 \Omega @ V_{GS} = 4.5 V$
- Q2 -0.34 A, 60 V
  - $R_{\mathrm{DS(ON)}} = 5~\Omega~@~V_{\mathrm{GS}} = -10~\mathrm{V}$
  - $R_{DS(ON)} = 7.5 \Omega @ V_{GS} = -4.5 V$
- High Saturation Current
- High Density Cell Design for Low R<sub>DS(ON)</sub>
- Proprietary SUPERSOT™ -6 Package Design Using Copper Lead Frame for Superior Thermal and Electrical Capabilities
- This is a Pb-Free Device

## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parame	Q1	Q2	Unit	
V <sub>DSS</sub>	Drain-Source Voltage		60	-60	٧
V <sub>GSS</sub>	Gate-Source Voltage	±20	±20	V	
Ι <sub>D</sub>	Drain Current	<ul><li>Continuous</li><li>(Note 1a)</li></ul>	0.51	-0.34	Α
		- Pulsed	1.5	-1	Α
$P_{D}$	Power Dissipation for	(Note 1a)	0.96		W
	Single Operation	(Note 1b)	0.	9	W
		(Note 1c)	0.7		W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
RθJA	Thermal Resistance, Junction to Ambient (Note 1a)	130	°C/W
Rejc	Thermal Resistance, Junction to Case (Note 1)	60	°C/W



TSOT23 6-Lead SUPERSOT-6 CASE 419BL

#### MARKING DIAGRAM




XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package

#### **PINOUT**



## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet

## **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter		Test Conditions		Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS				-		-	
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	9	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A} \ V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$	Q1 Q2	60 –60	- -	- -	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient		$I_D$ = 250 $\mu$ A,Ref. to 25°C $I_D$ = -250 $\mu$ A,Ref. to 25°C	Q1 Q2	- 1	67 –57	- -	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = -48 V, V <sub>GS</sub> = 0 V	Q1 Q2	-	_ _	1 -1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward		V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	All	-	-	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse		$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	All	-	-	-100	nA
ON CHARA	CTERISTICS (Note 2)							
V <sub>GS(th)</sub>	Gate Threshold Voltage	Q1	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		1	2.1	2.5	V
		Q2	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$		-1	-1.9	-3.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	I <sub>D</sub> = 250 μA, Referenced to 25°C		_	-3.8	_	mV/°C
$\frac{\Delta T_{J}}{\Delta T_{J}}$	Temperature Coefficient	Q2	I <sub>D</sub> = –250 μA, Ref. to 25°C		_	3.2	_	
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	Q1 V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.51 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.35 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.51 A, T <sub>J</sub> = 125°C		°C	- - -	1 2 1.7	2 4 3.5	Ω
		Q2	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -0.34 A V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.25 A V <sub>GS</sub> = -10 V, I <sub>D</sub> = -0.34 A, T <sub>J</sub> = 1		- - -	1.2 1.5 1.9	5 7.5 10	
I <sub>D(on)</sub>	On-State Drain Current	Q1	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V		1.5	-	-	Α
		Q2	$V_{GS} = -10 \text{ V}, V_{DS} = -10 \text{ V}$		-1	-	-	
9FS	Forward Transconductance	Q1	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.51 A		-	380	-	mS
DYNAMIC (	CHARACTERISTICS					•	•	
C <sub>iss</sub>	Input Capacitance	Q1	For <i>Q1</i> :		-	20	_	pF
		Q2	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V f = 1.0 MHz		-	66	-	
C <sub>oss</sub>	Output Capacitance	Q1	For <i>Q2</i> :		-	11	-	pF
		Q2	V <sub>DS</sub> = -25 V, V <sub>GS</sub> = 0 V f = 1.0 MHz		-	13	_	
C <sub>rss</sub>	Reverse Transfer Capacitance	Q1	1 = 1.0 Wi12		-	4.3	_	pF
		Q2			-	6	_	
R <sub>G</sub>	Gate Resistance	Q1	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		_	11.2	_	Ω
		Q2			_	11.2	_	
WITCHING	CHARACTERISTICS (Note 2)							
t <sub>d(on)</sub>	Turn-On Delay Time	Q1	For Q1:		_	2.8	5.6	ns
=()	•	Q2	$V_{DS}$ = 25 V, $I_{DS}$ = 1 A $V_{GS}$ = 10 V, $R_{GEN}$ = 6 Ω		_	3.2	6.4	
t <sub>r</sub>	Turn-On Rise Time	Q1	For <i>Q2</i> :		_	8	16	ns
•		Q2	$V_{DS} = -25 \text{ V}, I_{DS} = -1 \text{ A}$		_	10	20	
t <sub>d(off)</sub>	Turn-Off Delay Time	Q1	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		_	14	26	ns
<u> </u>		Q2			_	8	16	
t <sub>f</sub>	Turn-Off Fall Time	Q1			_	4	8	ns
•		Q2			_	1	2	
Q <sub>g</sub>	Total Gate Charge	Q1	For <i>Q1</i> :		_	1.1	1.5	nC
·9		Q2	V <sub>DS</sub> = 25 V, I <sub>DS</sub> = 0.51 A		_	1.6	2.2	1
Q <sub>gs</sub>	Gate-Source Charge	Q1	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 Ω For $Q2$ :		_	0.2		nC
ys			V <sub>DS</sub> = -25 V, I <sub>DS</sub> = -0.35 A				+	1
		Q2	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		_	0.3	_	

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C unless otherwise noted) (continued)

Symbol	Parameter		Test Conditions		Min	Тур	Max	Unit
DRAIN-SOL	JRCE DIODE CHARACTERISTICS	AND N	IAXIMUM RATINGS					
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		Q1	-	-	0.51	Α	
				Q2	-	-	-0.34	
V <sub>SD</sub> Drain-Source Diode Forward		Q1	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 0.51 A (Note 2)		-	- 0.8 1.2		V
	Voltage		$V_{GS} = 0 \text{ V}, I_S = -0.34 \text{ A (Note 2)}$		-	-0.8	-1.4	
t <sub>rr</sub>	t <sub>rr</sub> Diode Reverse Recovery Time		$I_F = 0.51 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$		-	18	-	nS
		Q2	$I_F = -0.34 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$		-	16	_	
$Q_{rr}$	Diode Reverse Recovery				-	16	-	nC
	Charge	Q2	$I_F = -0.34 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$		-	11	_	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



a. 130°C/W when mounted on a 0.125 in<sup>2</sup> pad of 2 oz. copper.



b. 140°C/W when mounted on a .005 in² pad of 2 oz. copper.



Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0 %.

#### TYPICAL CHARACTERISTICS: N-CHANNEL




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

#### TYPICAL CHARACTERISTICS: N-CHANNEL (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area





Figure 10. Single Pulse Maximum Power Dissipation



**Figure 11. Transient Thermal Response Curve** 

(Note: Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.)

#### TYPICAL CHARACTERISTICS: P-CHANNEL




Figure 12. On-Region Characteristics




Figure 14. On–Resistance Variation with Temperature




Figure 16. Transfer Characteristics




Figure 13. On–Resistance Variation with Drain Current and Gate Voltage




Figure 15. On-Resistance Variation with Gate-to-Source Voltage




Figure 17. Body Diode Forward Voltage Variation with Current and Temperature

#### TYPICAL CHARACTERISTICS: P-CHANNEL (continued)




Figure 18. Gate Charge Characteristics




Figure 19. Capacitance Characteristics




Figure 20. Maximum Safe Operating Area




Figure 21. Single Pulse Maximum Power Dissipation




Figure 22. Transient Thermal Response Curve

(Note: Thermal characterization performed using the conditions described in Note 1c.

Transient thermal response will change depending on the circuit board design.)

### **ORDERING INFORMATION**

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping <sup>†</sup>
NDC7001C	.01	TSOT-23-6 (Pb-free)	7"	8 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



0.20 C

// 0.10 C

0.10 C



PIN 1 **IDENTIFIER** 

#### TSOT23 6-Lead CASE 419BL **ISSUE A**

-[A]

E1

-b

A2

C

GAGE PLANE

SEATING PLANE

A1-

e1 TOP VIEW

FRONT VIEW

**DETAIL A** 

В


0.20 C

**DATE 31 AUG 2020** 

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
   DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
   PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.


DIM L



Divi	MIN.	NOM.	MAX.		
Α	0.90	1.00	1.10		
A1	0.00	0.05	0.10		
A2	0.70	0.85	1.00		
A3		0.25 BSC	;		
b	0.25	0.38	0.50		
С	0.10	0.18	0.26		
D	2.80	2.95	3.10		
d		=			
Е	2.50	2.75	3.00		
E1	1.30	1.50	1.70		
е					
e1		;			
L1	0.60 REF				
L2	0.20	0.40	0.60		
θ	0°		10°		

MILLIMETERS





## LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.





XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

