

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



July 1999 Revised December 2013

74VCX86

Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and Outputs

General Description

The VCX86 contains four 2-input exclusive OR gates. This product is designed for low voltage (1.2V to 3.6V) $\rm V_{CC}$ applications with I/O compatibility up to 3.6V

The 74VCX86 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Features

- 1.2V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_P

3.0 ns max for 3.0V to 3.6V V_{CC}

- Power-off high impedance inputs and outputs
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses proprietary noise/EMI reduction circuitr
- Latchup performance exceeds JEDEC 78 conditions
- ESD performance:

Human body model > 2000V Machine model > 250V

■ Leadless Pb-Free DQFN package

Ordering Code:

Order Number	Package Number	Package Description
74VCX86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VCX86BQX (Note 1)		Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm
74VCX86MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 1: DQFN package available in Tape and Reel only.

© 2013 Fairchild Semiconductor Corporation

DS500163

Logic Symbol

| Second Second


Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
O _n	Outputs
DAP	No Connect


Note: DAP (Die Attach Pad)

Connection Diagrams

Pin Assignments for SOIC and TSSOP



Pad Assignments for DQFN



(Top View)

(Bottom View)

Absolute Maximum Ratings(Note 2)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to +4.6V Output Voltage (V_O) HIGH or LOW State (Note 3) -0.5V to $V_{CC} + 0.5V$ $V_{CC} = 0V$ -0.5V to +4.6VDC Input Diode Current (I_{IK}) $V_I < 0V$ -50 mA DC Output Diode Current (I_{OK}) $V_O < 0 \\ V$ -50 mA $V_O > V_{CC}$ +50 mA DC Output Source/Sink Current (I_{OH}/I_{OL}) $\pm 50 \ mA$ DC V_{CC} or GND Current per

Recommended Operating Conditions (Note 4)

Power Supply 1.2V to 3.6V Operating Input Voltage -0.3V to +3.6VOutput Voltage (V_O) HIGH or LOW State 0V to V_{CC} Output Current in I_{OH}/I_{OL} $V_{CC} = 3.0V \text{ to } 3.6V$ ±24 mA $V_{CC} = 2.3V \text{ to } 2.7V$ $\pm 18~mA$ $V_{CC} = 1.65V \text{ to } 2.3V$ $\pm 6~\text{mA}$ $V_{CC} = 1.4V \text{ to } 1.6V$ ±2 mA ±100 μA $V_{CC} = 1.2V$ Free Air Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{\text{IN}}=0.8 \text{V}$ to 2.0V, $V_{\text{CC}}=3.0 \text{V}$ 10 ns/V Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions

tions for actual device operation.

 $\label{eq:Note 3: I_O} \textbf{Absolute Maximum Rating must be observed.}$ Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Supply Pin (I_{CC} or Ground)

Storage Temperature Range (T_{STG})

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 × V _{CC}		V
			1.4 - 1.6	0.65 × V _{CC}		
			1.2	0.65 × V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	
			1.65 - 2.3		$0.35 \times V_{CC}$	V
			1.4 - 1.6		$0.35 \times V_{CC}$	
			1.2			
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu\text{A}$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
		$I_{OH} = -100 \mu A$	1.2	V _{CC} - 0.2		

±100 mA

-65°C to +150°C

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	V
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0.05	
II	Input Leakage Current	$0 \leq V_I \leq 3.6V$	1.2 - 3.6		±5.0	μА
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μА
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	1.2 - 3.6		20	^
		$V_{CC} \leq (V_I)$	1.2 - 3.6		±20	μΑ
Δl _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} -0.6V	2.7 - 3.6		750	μА

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Figure
Cymbol			(V)	Min	Max	Office	Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.0		Fi
t _{PLH}			2.5 ± 0.2	8.0	3.9		Figures 1, 2
			1.8 ± 0.15	1.0	7.8	ns	-, -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.6		Figures
			1.2	1.5	39		3, 4
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 6)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		
			1.2		1.5		

Note 5: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter Conditions	V _{CC}	$T_A = +25^{\circ}C$	Units	
		Conditions	(V)	Typical	Omics
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	8.0	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C	Units
C _{IN}	Input Capacitance	$V_{CC} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{CC}$	6	pF
C _{OUT}	Output Capacitance	V _I = 0V or V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

AC Loading and Waveforms (V $_{CC}$ 3.3V \pm 0.3V to 1.8V \pm 0.15V)



TEST	SWITCH			
t _{PLH} , t _{PHL}	Open			
	FIGURE 4. AC Took Circuit			





FIGURE 2. Waveform for Inverting and Non-Inverting Functions

Symbol		v _{cc}	
Cymbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2

AC Loading and Waveforms (V $_{CC}$ 1.5V \pm 0.1V to 1.2V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5 ± 0.1V
t_{PZH},t_{PHZ}	GND

FIGURE 3. AC Test Circuit




FIGURE 4. Waveform for Inverting and Non-Inverting Functions


Symbol	v _{cc}		
	1.5V ± 0.1V		
V _{mi}	V _{CC} /2		
V _{mo}	V _{CC} /2		

Tape and Reel Specification

Tape Format for DQFN

Tape Format for De	FIN			
Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
BQX	Carrier	2500/3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)




NOTES: unless otherwise specified


- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.


- 2. Smallest allowable bending radius.
 3. Thru hole inside cavity is centered within cavity.
 4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded.


REEL DIMENSIONS inches (millimeters)





Tape Size	Α	В	С	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	7.008	0.488	0.724
	(330)	(1.50)	(13.00)	(20.20)	(178)	(12.4)	(18.4)














RECOMMENDED LAND PATTERN

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP14Arev2.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative