

STR1P2UH7

P-channel 20 V, 0.087 Ω typ., 1.4 A STripFET™ H7 Power MOSFET in a SOT-23 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	l _D
STR1P2UH7	20 V	0.1 Ω @ 4.5	1.4 A

- Very low on-resistance
- Very low capacitance and gate charge
- High avalanche ruggedness

Applications

• Switching applications

Description

This P-channel Power MOSFET utilizes the STripFET H7 technology with a trench gate structure combined with extremely low onresistance. The device also offers ultra-low capacitances for higher switching frequency operations.

Table 1: Device summary

Order code	Marking	Package	Packaging	
STR1P2UH7	1L2U	SOT-23	Tape and reel	



For the P-channel Power MOSFET the actual polarity of the voltages and the current must be reversed.

June 2015 DocID025025 Rev 3 1/12

Contents STR1P2UH7

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e mechanical data	9
	4.1	SOT-23 package mechanical data	9
5	Revisio	n history	11



Downloaded from Arrow.com.

STR1P2UH7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	20	V
V_{GS}	Gate-source voltage	±8	V
I _D	Drain current (continuous) at T _{pcb} = 25 °C	1.4	Α
I _D	Drain current (continuous) at T _{pcb} = 100 °C	0.9	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	5.6	Α
Ртот	Total dissipation at T _{pcb} = 25 °C	0.35	W
T _{stg}	Storage temperature	- 55 to 150	°C
Tj	Max. operating junction temperature	150	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max, single operation	357	°C/W

Notes:

 $^{(1)}$ When mounted on 1inch² FR-4 board, 2 oz Cu



For the P-channel Power MOSFET the actual polarity of the voltages and the current must be reversed.

⁽¹⁾Pulse width limited by safe operating area

Electrical characteristics STR1P2UH7

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	20			V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 20 V, V _{GS} = 0			1	μΑ
I _{GSS}	Gate-body leakage current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0$			10	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.4		1	V
		$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$		0.087	0.1	Ω
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 2.5 \text{ V}, I_{D} = 0.7 \text{ A}$		0.11	0.13	Ω
		$V_{GS} = 1.8 \text{ V}, I_{D} = 0.7 \text{ A}$		0.145	0.18	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	510	ı	pF
Coss	Output capacitance	$V_{DS} = 10 \text{ V, } f = 1 \text{ MHz,}$	-	66	-	pF
Crss	Reverse transfer capacitance	V _{GS} = 0	-	44	-	pF
Qg	Total gate charge	$V_{DD} = 10 \text{ V}, I_D = 3 \text{ A},$	ı	4.8	1	nC
Qgs	Gate-source charge	$V_{GS} = 4.5 \text{ V}$	ı	0.7	1	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Gate charge test circuit")	-	0.8	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 10 V, I _D = 1.5 A,	-	9	-	ns
tr	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 4.5 V$	ı	21	ı	ns
t _{d(off)}	Turn-off delay time	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	- 1	40	1	ns
t _f	Fall time		ı	19	1	ns



For the P-channel Power MOSFET the actual polarity of the voltages and the current must be reversed.

7//

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 1 A, V _{GS} = 0	1	-	1	V
t _{rr}	Reverse recovery time	V _{DD} = 10 V	ı	12.5		ns
Qrr	Reverse recovery charge	$di/dt = 100 \text{ A/}\mu\text{s}, I_{SD} = 1 \text{ A}$	-	5		nC
I _{RRM}	Reverse recovery current	T _j = 150 °C (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	0.8		А

Notes:


 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.





For the P-channel Power MOSFET the actual polarity of the voltages and the current must be reversed.





2.1 Electrical characteristics (curves)














57

6/12






Figure 9: Normalized gate threshold voltage vs temperature GIPG031020141057MT VGS(th) (norm) 1.30 ID=250μA 1.20 1.10 1.00 0.90 0.80 0.70 0.60 0.50 0.40 L 75 75 TJ(°C) -25 25 125

Figure 10: Normalized on-resistance vs temperature GIPG031020141106MT RDS(on) (norm) VGS=4.5V 1.5 1.4 1.3 1.2 1.1 0.9 0.8 0.7 0.6 75 125 TJ(°C)








Test circuits STR1P2UH7

3 Test circuits

Figure 13: Switching times test circuit for resistive load

Figure 14: Gate charge test circuit

Figure 14: Gate charge test circuit



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 SOT-23 package mechanical data





Figure 16: SOT-23 mechanical drawing

5/

Table 8: SOT-23 mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
А	0.89		1.40		
A1	0		0.10		
В	0.30		0.51		
С	0.085		0.18		
D	2.75		3.04		
е	0.85		1.05		
e1	1.70		2.10		
Е	1.20		1.75		
Н	2.10		3.00		
L		0.60			
S	0.35		0.65		
L1	0.25		0.55		
а	0°		8°		

Figure 17: SOT-23 recommended footprint





Dimensions are in mm.

10/12 DocID025025 Rev 3

STR1P2UH7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
18-Jul-2013	1	First release.
07-Oct-2014	2	Document status promoted from target data to preliminary data. Updated title, features and description in cover page. Updated Section 2: "Electrical characteristics". Minor text changes.
05-Jun-2015	3	Document status promoted from preliminary to production data.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

