54ABT534

FEATURES

- 8-bit positive edge triggered register
- 3-State output buffers
- Output capability: +48mA/-24mA
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 54ABT534 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 54ABT534 device is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the

Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation.


When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*		
20-Pin Ceramic DIP	54ABT534/BRA	GDIP1-T20		
20-Pin Ceramic LLCC	54ABT534/B2A	CQCC2-N20		

^{*} MIL-STD 1835 or Appendix A of 1995 Military Data Handbook


PIN CONFIGURATION



LOGIC SYMBOL



LLCC LEAD CONFIGURATION



54ABT534

PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION		
1	OE	Output enable input (active Low)		
3, 4, 7, 8, 13, 14, 17, 18	D0 - D7	Data inputs		
2, 5, 6, 9, 12, 15, 16, 19	Q0 - Q7	Inverting 3-State outputs		
11	CP	Clock Pulse input (active rising edge)		
10	GND	Ground (0V)		
20	V _{CC}	Positive supply voltage		

FUNCTION TABLE

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE
ŌĒ	СР	Dn	REGISTER	Q 0 - Q 7	
L	↑	l h	ıπ	HL	Load and read register
L	1	Х	NC	NC	Hold
H	‡	X Dn	NC Dn	Z Z	Disable outputs

- H = High voltage level
- High voltage level one setup time prior to the Low-to-High clock transition
- Low voltage level
- = Low voltage level one setup time prior to the Low-to-High clock transition
- NC= No change
- X = Don't care
 Z = High impedance "off" state
 ↑ = Low-to-High clock transition
- = Low-to-High clock transition
- 1 = Not a Low-to-High clock transition

LOGIC DIAGRAM



April 27, 1993 588

54ABT534

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
Vcc	DC supply voltage range		-0.5 to +7.0	٧
I _{IK}	DC input diode current	V ₁ < 0	-18	mA
VI	DC input voltage range ²		-1.2 to +7.0	V
loк	DC output diode current	V _O < 0	-50	mA
Vo	DC output voltage range ²	Output in Off or High state	-0.5 to +5.5	V
lo	DC output current	Output in Low state	96	mA
T _{STG}	Storage temperature range		-65 to +150	ĵ.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIP	UNIT	
		MIN	MAX	1
V _{CC}	DC supply voltage	4.5	5.5	٧
Vi	Input voltage	0	Vcc	V
V _{iH} _	High-level input voltage	2.0		V
ViL	Input voltage		8.0	V
₁ он	High-level output current		-24	mA
l _{QL}	Low-level output current		48	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
Tamb	Operating free-air temperature range	-55	+125	,C

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = MAX$, $V_I = V_{IL}$ or V_{IH} unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	LIM	IITS	UNIT	
			T _{amb} = -55			
			MIN MAX		1	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V, I _{IK} = -18mA		-1.2	٧	
		V _{CC} = 4.5V; I _{OH} = -3mA	2.5		V	
V_{OH}	High-level output to voltage	V _{CC} = 5.0V; I _{OH} = -3mA	3.0		٧	
	L	V _{CC} = 4.5V; I _{OH} = -24mA	2.0			
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 48mA		0.55	٧	
l _l	Input leakage current	V _i = GND or 5.5V		±1.0	μА	
l _{OZH} 8	3-State output High current	$V_0 = 2.7V, V_1 = V_{1L} \text{ or } 3.0V$		10	μА	
lozu ⁸	3-State output Low current	$V_{O} = 0.5V$, $V_{I} = V_{IL}$ or 3.0V		-10	μА	
lo	Short-circuit output current ⁴	$V_O = 2.5V$, $V_I = GND$ or V_{CC}	-50	-180	mA	
Іссн		Outputs High, V _I = GND or V _{CC}		250	μА	
ICCL	Quiescent supply current	Outputs Low, V _I = GND or V _{CC}		30	mA	
I _{CCZ}		Outputs 3-State, V _I = GND or V _{CC}		250	μА	
Δl _{CC}	Additional supply current per input pin5	One input at 3.4V, other inputs at V _{CC} or GND		1.5	mA	
l _{OFF}	Power OFF leakage current	$V_{CC} = 0.0V$, V_I or $V_O \le 4.5V$ TA = 25°C only	-100	100	μА	
CEX	Output High leakage current	$V_{CC} = 5.5V, V_{O} = 5.5V$		50	μA	

April 27, 1993 589

54ABT534

AC ELECTRICAL CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5$ ns, $C_L = 50$ pF, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
				T _{amb} ≈ +25°C V _{CC} ≈ +5.0V			T _{amb} = -55°C to +125°C V _{CC} = +5.0V ± 5V	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum Clock frequency	Waveform 1	125	175		125	1	MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	Waveform 1	2.6 3.4	4.7 5.4	5.9 6.7	2.1 3.0	6.7 7.6	ns ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	Waveform 3 Waveform 4	1.0 2.6	2.9 4.5	4.2 5.8	0.9 2.2	5.3 6.8	ns ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	Waveform 3 Waveform 4	2.4 2.3	5.3 4.5	6.6 5.8	2.4 1.3	7.5 6.7	ns ns

AC SETUP REQUIREMENTS

GND = 0V, $t_R = t_F = 2.5$ ns, $C_L = 50$ pF, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM		UNIT				
			T _{amb} = +25°C V _{CC} = +5.0V		T _{amb} = -55°C to +125°C V _{CC} = +5.0V ± 0.5V			
			MIN	TYP	MAX	MIN	MAX	
t _s (H) t _s (L)	Setup time ⁶ On to CP	Waveform 9	1.6 2.2			1.6 2.2		ns ns
t _h (H) t _h (L)	Hold time ⁶ On to CP	Waveform 9	0.5 0.5			0.5 0.5		ns ns
t _w (H)	CP pulse width ⁷ High or Low	Waveform 8	3.5 3.5			3.5 3.5		ns ns


NOTES:


- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
 device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
 absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 4. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 5. This is the increase in supply current for each input at 3.4V.
- 6. t_{set} and t_{hold} limits that are less than 3.0ns are guaranteed, but are only tested to a 3.0ns limit due to tester limitations.
- 7. tw limits that are less than 6.0ns are guaranteed, but are only tested to a 6.0ns limit due to tester limitations.
- 8. To accommodate ATE tester limitations, I_{OZ} tests are tested with $V_{IH} \approx 3.0V$, but 2.0V V_{IH} is guaranteed.

April 27, 1993 590

54ABT534

AC WAVEFORMS






April 27, 1993 591

54ABT534

TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t _{PLZ} ,	closed
t _{PZL}	closed
All other	open

INPUT PULSE REQUIREMENTS									
Family	Family Amplitude Rep. Rate t _W t _R t _F								
54ABT	├ ──[*]├──[']──┼──[']──├──[*]──├──[*]								

 $R_L = Load$ Resistor; see AC Characteristics for value. $C_L = Load$ capacitance includes jig and probe capacitance; see AC Characteristics for value. $R_T = Termination$ resistance should be equal to Z_{OUT} of pulse generators.

April 27, 1993 592