


### FEATURES

Operates from 1.65 V to 3.6 V Supply Rails  
Unidirectional Signal Path, Bidirectional Level Translation  
Tiny 8-Lead SOT-23 Package  
Short Circuit Protection  
LVTTTL/CMOS Compatible Inputs

### APPLICATIONS

Level Translation  
Low Voltage ASIC Translation  
Low Voltage Clock Switching  
Serial Interface Translation

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The ADG3232 is a level translator 2-1 mux designed on a sub-micron process and operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates low voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may flow only from A to Y.

This type of device may be used in applications requiring communication between devices operating from different supply levels.

The level translator mux is packaged in one of the smallest footprints available for its pin count. The 8-lead SOT-23 package requires only 8.26 mm × 8.26 mm of board space.

### PRODUCT HIGHLIGHTS

1. Bidirectional level translation matches any voltage level from 1.65 V to 3.6 V.
2. The device offers high performance and is fully guaranteed across the supply range.
3. Short circuit protection.
4. Tiny SOT-23 package.

**Table I. Truth Table**

$\overline{\text{EN}}$	Function
L	A1–Y
H	A2–Y

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700 [www.analog.com](http://www.analog.com)  
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

# ADG3232\* Product Page Quick Links

Last Content Update: 11/01/2016

---

## Comparable Parts

View a parametric search of comparable parts

## Documentation

### Data Sheet

- ADG3232: Low Voltage 2-1 Mux Level Translator Data Sheet

## Reference Materials

### Product Selection Guide

- Switches and Multiplexers Product Selection Guide

### Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects

## Design Resources

- ADG3232 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## Discussions

View all ADG3232 EngineerZone Discussions

## Sample and Buy

Visit the product page to see pricing options

## Technical Support

Submit a technical question or find your regional support number

---

\* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# ADG3232—SPECIFICATIONS<sup>1</sup> ( $V_{CC1} = V_{CC2} = 1.65\text{ V to }3.6\text{ V}$ , $GND = 0\text{ V}$ . All specifications $T_{MIN}$ to $T_{MAX}$ , unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
LOGIC INPUTS/OUTPUTS <sup>3</sup>						
Input High Voltage <sup>4</sup>	V <sub>IH</sub>	V <sub>CC1</sub> = 3.0 V to 3.6 V	1.35			V
	V <sub>IH</sub>	V <sub>CC1</sub> = 2.3 V to 2.7 V	1.35			V
Input Low Voltage <sup>4</sup>	V <sub>IH</sub>	V <sub>CC1</sub> = 1.65 V to 1.95 V	0.65 V <sub>CC</sub>			V
	V <sub>IL</sub>	V <sub>CC1</sub> = 3.0 V to 3.6 V			0.80	V
	V <sub>IL</sub>	V <sub>CC1</sub> = 2.3 V to 2.7 V			0.70	V
Output High Voltage	V <sub>IL</sub>	V <sub>CC1</sub> = 1.65 V to 1.95 V			0.35 V <sub>CC</sub>	V
	V <sub>OH</sub>	I <sub>OH</sub> = −100 mA, V <sub>CC2</sub> = 3.0 V to 3.6 V	2.4			V
		V <sub>CC2</sub> = 2.3 V to 2.7 V	2.0			V
Output Low Voltage	V <sub>OL</sub>	V <sub>CC2</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> − 0.45			V
		I <sub>OH</sub> = −4 mA, V <sub>CC2</sub> = 2.3 V to 2.7 V	2.0			V
		V <sub>CC2</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> − 0.45			V
		I <sub>OH</sub> = −8 mA, V <sub>CC2</sub> = 3.0 V to 3.6 V	2.4			V
		I <sub>OH</sub> = +100 mA, V <sub>CC2</sub> = 3.0 V to 3.6 V			0.40	V
		V <sub>CC2</sub> = 2.3 V to 2.7 V			0.40	V
		V <sub>CC2</sub> = 1.65 V to 1.95 V			0.45	V
		I <sub>OH</sub> = +4 mA, V <sub>CC2</sub> = 2.3 V to 2.7 V			0.40	V
		V <sub>CC2</sub> = 1.65 V to 1.95 V			0.45	V
		I <sub>OH</sub> = +8 mA, V <sub>CC2</sub> = 3.0 V to 3.6 V			0.40	V
SWITCHING CHARACTERISTICS <sup>4, 5</sup>						
Propagation Delay, t <sub>PD</sub>						
A1 to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	3.3 V ± 0.3 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		4	6.5	ns
A2 to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	3.3 V ± 0.3 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		3.5	5.4	ns
A1 to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	2.5 V ± 0.2 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		5	7.2	ns
A2 to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	2.5 V ± 0.2 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		4.5	6.5	ns
A1 to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	1.8 V ± 0.15 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		6.5	10.25	ns
A2 to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	1.8 V ± 0.15 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		6.5	10	ns
ENABLE Time $\overline{\text{EN}}$ to Y	t <sub>EN</sub>	3.3 V ± 0.3 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		4.5	6.5	ns
DISABLE Time $\overline{\text{EN}}$ to Y	t <sub>DIS</sub>	3.3 V ± 0.3 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		4	6.5	ns
ENABLE Time $\overline{\text{EN}}$ to Y	t <sub>EN</sub>	2.5 V ± 0.2 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		5	7.7	ns
DISABLE Time $\overline{\text{EN}}$ to Y	t <sub>DIS</sub>	2.5 V ± 0.2 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		4.8	7.2	ns
ENABLE Time $\overline{\text{EN}}$ to Y	t <sub>EN</sub>	1.8 V ± 0.15 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		7	12	ns
DISABLE Time $\overline{\text{EN}}$ to Y	t <sub>DIS</sub>	1.8 V ± 0.15 V, C <sub>L</sub> = 30 pF, V <sub>T</sub> = V <sub>CC</sub> /2		6.5	10.5	ns
Input Leakage Current	I <sub>I</sub>	0 ≤ V <sub>IN</sub> ≤ 3.6 V			±1	μA
Output Leakage Current	I <sub>O</sub>	0 ≤ V <sub>IN</sub> ≤ 3.6 V			±1	μA
POWER REQUIREMENTS						
Power Supply Voltages	V <sub>CC1</sub>		1.65		3.6	V
	V <sub>CC2</sub>		1.65		3.6	V
Quiescent Power Supply Current	I <sub>CC1</sub>	Digital Inputs = 0 V or V <sub>CC</sub>			2	μA
	I <sub>CC2</sub>	Digital Inputs = 0 V or V <sub>CC</sub>			2	μA
Increase in I <sub>CC</sub> per Input	ΔI <sub>CC12</sub>	V <sub>CC</sub> = 3.6 V, One Input at 3.0 V; Others at V <sub>CC</sub> or GND			0.75	μA

## NOTES

<sup>1</sup> Temperature range is as follows: B Version,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

<sup>2</sup> All typical values are at  $V_{CC1} = V_{CC2}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise stated.

<sup>3</sup>  $V_{IL}$  and  $V_{IH}$  levels are specified with respect to  $V_{CC1}$ ;  $V_{OH}$  and  $V_{OL}$  levels are with respect to  $V_{CC2}$ .

<sup>4</sup> Guaranteed by design, not subject to production test.

<sup>5</sup> See Test Circuits and Waveforms.

Specifications subject to change without notice.


**ABSOLUTE MAXIMUM RATINGS\***(T<sub>A</sub> = 25°C, unless otherwise noted.)

V <sub>CC</sub> to GND	−0.3 V to +4.6 V
A1, $\overline{\text{EN}}$ Input Voltage	−0.3 V to +4.6 V
A2	−0.3 V to V <sub>CC1</sub> to +0.3 V
DC Output Current	25 mA
Operating Temperature Range	
Industrial (B Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C

**8-Lead SOT-23**

$\theta_{\text{JA}}$ Thermal Impedance	211°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	235°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

**PIN CONFIGURATION****CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3232 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


**ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADG3232BRJ-REEL	−40°C to +85°C	SOT-23	RJ-8	W3B
ADG3232BRJ-REEL7	−40°C to +85°C	SOT-23	RJ-8	W3B


**PIN FUNCTION DESCRIPTIONS**

Pin No.	Mnemonic	Description
1	V <sub>CC1</sub>	Supply Voltage 1 can be any supply voltage from 1.65 V to 3.6 V.
2	A1	Input Referred to V <sub>CC1</sub> .
3	A2	Input Referred to V <sub>CC1</sub> .
4	$\overline{\text{EN}}$	Active Low Device Enable. When low, bypass mode is enabled; when high, the device is in normal mode.
5	GND	Device Ground Pin.
6	Y	Output Referred to V <sub>CC2</sub> .
7	NC	Not Internally Connected.
8	V <sub>CC2</sub>	Supply Voltage 2 can be any supply voltage from 1.65 V to 3.6 V.


# ADG3232–Typical Performance Characteristics




TPC 1.  $I_{CC1}$  vs.  $V_{CC1}$




TPC 2.  $I_{CC2}$  vs.  $V_{CC2}$




TPC 3.  $I_{CC1}$  vs. Temperature




TPC 4.  $I_{CC2}$  vs. Temperature




TPC 5.  $I_{CC1}$  vs. Frequency, A1–Y




TPC 6.  $I_{CC1}$  vs. Frequency, A2–Y




TPC 7.  $I_{CC2}$  vs. Frequency, A1–Y




TPC 8.  $I_{CC2}$  vs. Frequency, A2–Y




TPC 9. Enable, Disable Time vs. Supply




TPC 10. Enable, Disable Time vs. Temperature




TPC 11. Rise/Fall Time vs. Capacitive Load, A1/A2-Y




TPC 12. Rise/Fall Time vs. Capacitive Load, A1/A2-Y




TPC 13. Propagation Delay vs. Capacitive Load, A2-Y




TPC 14. Propagation Delay vs. Capacitive Load, A1-Y




TPC 15. Propagation Delay vs. Supply








TPC 16. Propagation Delay vs. Supply, A1-Y



TPC 17. Propagation Delay vs. Temperature



TPC 18. Propagation Delay vs. Temperature, A1-Y



## TEST CIRCUITS




Figure 1. Propagation Delay




Figure 2. Enable and Disable Times

## DESCRIPTION

The ADG3232 is a mux level translating device designed on a submicron process that operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates lower voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may only flow from A to Y.

### A1 and $\overline{\text{EN}}$ Input

The A1 and enable ( $\overline{\text{EN}}$ ) inputs have  $V_{IL}/V_{IH}$  logic levels so that the part can accept logic levels of  $V_{OL}/V_{OH}$  independent of the value of the supply being used. Both these inputs (A1 and  $\overline{\text{EN}}$ ) are capable of accepting inputs outside the  $V_{CC1}$  supply range. There are no internal diodes to the supply rails on these pins, so they can handle inputs above the supply but inside the absolute maximum ratings.

### Operation

Figure 3 shows the ADG3232 in a typical application; the signal paths are from A1 or A2 to Y. The device will level translate the signal applied to A1/A2 from a  $V_{CC1}$  logic level (this level translation can be either to a higher or a lower supply) and route the signal to the Y output, which will have standard  $V_{OL}/V_{OH}$  levels for  $V_{CC2}$  supplies.

The supplies in Figure 3 may be any combination of supplies, e.g.,  $V_{CC1}$  and  $V_{CC2}$  may be anywhere in the 1.65 V to 3.6 V range.





Figure 3. Typical Operation of the ADG3232 Level Translating Switch



OUTLINE DIMENSIONS

8-Lead Small Outline Transistor Package [SOT-23]  
(RJ-8)

Dimensions shown in millimeters



Revision History

Location	Page
7/03—Data Sheet changed from REV. 0 to REV. A.	
Change to PIN FUNCTION DESCRIPTIONS .....	3

C03299-0-7/03(A)