NTLUS4930N

MOSFET – Power, Single, N-Channel, µCool, UDFN6, 2.0x2.0x0.55 mm
30 V, 6.1 A

ON Semiconductor®

http://onsemi.com

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 2.0 x 2.0 x 0.55 mm for Board Space Saving
- Low $R_{DS(on)}$ to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Battery Switch
- Power Load Switch
- DC−DC Converters

MOSFET

$V_{(BR)DSS}$	$R_{DS(on)}$ MAX	I_D MAX
30 V	36 mΩ @ 4.5 V	6.1 A
	28.5 mΩ @ 10 V	5.5 A

N−CHANNEL MOSFET

MARKING DIAGRAM

UDFN6
(µCOOL™)
CASE 517BG

AD = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(*Note: Microdot may be in either location)

PIN CONNECTIONS

(Top View)

MAXIMUM RATINGS ($T_J = 25°C$ unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	30	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain Current (Note 1) Continuous Drain Current (Note 1)	Steady State	$T_A = 25°C$	I_D	6.1	A
		$T_A = 85°C$		4.4	
	t ≤ 5 s	$T_A = 25°C$		9.3	
Power Dissipation (Note 1)	Steady State	$T_A = 25°C$	P_D	1.65	W
	t ≤ 5 s	$T_A = 25°C$		3.8	
Continuous Drain Current (Note 2)	Steady State	$T_A = 25°C$	I_D	3.8	A
		$T_A = 85°C$		2.8	
Power Dissipation (Note 2)		$T_A = 25°C$	P_D	0.65	W
Pulsed Drain Current		tp = 10 µs	I_{DM}	19	A
MOSFET Operating Junction and Storage Temperature			T_J, T_{STG}	-55 to 150	°C
Source Current (Body Diode) (Note 1)			I_S	1.65	A
Lead Temperature for Soldering Purposes (1/8″ from case for 10 s)			T_L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
2. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

May, 2019 – Rev. 1

1

NTLUS4930N

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient − Steady State (Note 3)	$R_{\theta JA}$	75.7	
Junction-to-Ambient − t ≤ 5 s (Note 3)	$R_{\theta JA}$	32.9	°C/W
Junction-to-Ambient − Steady State min Pad (Note 4)	$R_{\theta JA}$	191.4	

3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm^2, 2 oz. Cu.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Typ	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS} = 0 V, I_D = 250 µA		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$	I_D = 250 µA, ref to 25°C			+16		mV/°C
Zero Gate Voltage Drain Current	I_{DSS}	V_{GS} = 0 V, V_{DS} = 24 V	T_J = 25°C			1.0	µA
Gate-to-Source Leakage Current	I_{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V				10	µA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	$V_{GS(TH)}$	V_{GS} = V_{DS}, I_D = 250 µA		1.2	1.8	2.2	V
Negative Threshold Temp. Coefficient	$V_{GS(TH)}/T_J$				4.4		mV/°C
Drain-to-Source On Resistance	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 6.1 A			19	28.5	mΩ
		V_{GS} = 4.5 V, I_D = 5.5 A			27	36	
Forward Transconductance	g_{FS}	V_{DS} = 1.5 V, I_D = 6.0 A			16		S
CHARGES, CAPACITANCES & GATE RESISTANCE							
Input Capacitance	C_{ISS}	V_{GS} = 0 V, f = 1 MHz, V_{DS} = 15 V			476		pF
Output Capacitance	C_{OSS}				197		
Reverse Transfer Capacitance	C_{RSS}				100		
Total Gate Charge	$Q_{G(TOT)}$	V_{GS} = 4.5 V, V_{DS} = 15 V; I_D = 5.5 A			4.8		nC
Threshold Gate Charge	$Q_{G(TH)}$				0.4		
Gate-to-Source Charge	Q_{GS}				1.54		
Gate-to-Drain Charge	Q_{GD}				2.15		
	$Q_{G(TOT)}$	V_{GS} = 10 V, V_{DS} = 15 V; I_D = 5.5 A			8.7		nC
SWITCHING CHARACTERISTICS, VGS = 4.5 V (Note 6)							
Turn-On Delay Time	$t_{d(ON)}$	V_{GS} = 4.5 V, V_{DD} = 15 V, I_D = 5.5 A, R_G = 3 Ω			8.7		ns
Rise Time	t_r				14.4		
Turn-Off Delay Time	$t_{d(OFF)}$				9.1		
Fall Time	t_f				3.3		
SWITCHING CHARACTERISTICS, VGS = 10 V (Note 6)							
Turn-On Delay Time	$t_{d(ON)}$	V_{GS} = 10 V, V_{DD} = 15 V, I_D = 6.1 A, R_G = 3 Ω			4.1		ns
Rise Time	t_r				12.2		
Turn-Off Delay Time	$t_{d(OFF)}$				11.6		
Fall Time	t_f				2.2		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	V_{SD}	V_{GS} = 0 V, I_S = 1.65 A	T_J = 25°C		0.80	1.0	V
			T_J = 125°C		0.67		

5. Pulse Test: pulse width ≤ 300 µs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

NTLUS4930N

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS						
Reverse Recovery Time	t_{RR}	V_{GS} = 0 V, dIs/dt = 100 A/µs, I_S = 3.3 A		14.6		ns
Charge Time	t_a			6.8		
Discharge Time	t_b			7.8		
Reverse Recovery Charge	Q_{RR}			5.4		nC

5. Pulse Test: pulse width ≤ 300 µs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

DEVICE ORDERING INFORMATION

Device	Package	Shipping[†]
NTLUS4930NTAG	UDFN6 (Pb−Free)	3000 / Tape & Reel
NTLUS4930NTBG	UDFN6 (Pb−Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NTLUS4930N

TYPICAL CHARACTERISTICS

Figure 1. On–Region Characteristics

Figure 2. Transfer Characteristics

Figure 3. On–Resistance vs. Gate-to-Source Voltage

Figure 4. On–Resistance vs. Drain Current and Gate Voltage

Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

## TYPICAL CHARACTERISTICS

Figure 7. Capacitance Variation

$V_{GS} = 0\ V$
$T_J = 25°C$

C, CAPACITANCE (pF)

C_{iss}
C_{oss}
C_{rss}

V_{DS}, DRAIN−TO−SOURCE VOLTAGE (V)

Figure 8. Gate−to−Source and Drain−to−Source Voltage vs. Total Charge

V_{GS}, GATE−TO−SOURCE VOLTAGE (V)

Q_T
Q_{GS}
Q_{GD}

$V_{GS} = 10\ V$
$V_{DD} = 15\ V$
$I_D = 6\ A$
$T_J = 25°C$

Q_G, TOTAL GATE CHARGE (nC)

Figure 9. Resistive Switching Time Variation vs. Gate Resistance

t, TIME (ns)

$V_{GS} = 10\ V$
$V_{DD} = 15\ V$
$I_D = 6\ A$

$t_{d(off)}$
t_r
t_f
$t_{d(on)}$

R_G, GATE RESISTANCE (Ω)

Figure 10. Diode Forward Voltage vs. Current

I_S, SOURCE CURRENT (A)

$V_{GS} = 0\ V$

$T_J = 125°C$
$T_J = 25°C$

V_{SD}, SOURCE−TO−DRAIN VOLTAGE (V)

Figure 11. Maximum Rated Forward Biased Safe Operating Area

I_D, DRAIN CURRENT (A)

$0\ V < V_{GS} < 10\ V$

10 μs
100 μs
1 ms
10 ms
dc

$R_{DS(on)}$ Limit
Thermal Limit
Package Limit

V_{DS}, DRAIN−TO−SOURCE VOLTAGE (V)

TYPICAL CHARACTERISTICS

Figure 12. FET Thermal Response

μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

UDFN6 2x2, 0.65P
CASE 517BG
ISSUE A

DATE 04 FEB 2010

SCALE 4:1

TOP VIEW

PIN ONE REFERENCE

| 0.10 | C |
| 0.10 | C |

D

A | B

E

DETAIL B
OPTIONAL CONSTRUCTIONS

EXPOSED Cu   MOLD CMPD

PLATING

SIDE VIEW

DETAIL B

A3

A

A1

NOTE 4

| 0.10 | C |
| 0.08 | C |

C SEATING PLANE

DETAIL A
OPTIONAL CONSTRUCTIONS

L1   L   L

BOTTOM VIEW

DETAIL A

6X L

D2

e

L2

E2

b1

K

6   4

J

J1

6X b

| 0.10 | C | A | B |
| 0.05 | C | | NOTE 5 |

| 0.10 | C | A | B |
| 0.05 | C | | NOTE 3 |

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
1. CENTER TERMINAL LEAD IS OPTIONAL. CENTER TERMINAL IS CONNECTED TO TERMINAL LEAD # 4.
2. LEADS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

| DIM | MILLIMETERS | |
	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.13 REF	
b	0.25	0.35
b1	0.51	0.61
D	2.00 BSC	
D2	1.00	1.20
E	2.00 BSC	
E2	1.10	1.30
e	0.65 BSC	
K	0.15 REF	
J	0.27 BSC	
J1	0.65 BSC	
L	0.20	0.30
L1	---	0.10
L2	0.20	0.30

GENERIC MARKING DIAGRAM*

1
XXM■
■

XX = Specific Device Code
M = Date Code

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED MOUNTING FOOTPRINT

2.30

1.10

6X 0.43

6X 0.35

1

1.25

0.60

0.34

0.35

PACKAGE OUTLINE

0.66

0.65 PITCH

DIMENSIONS: MILLIMETERS

| **DOCUMENT NUMBER:** | 98AON48158E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
| **DESCRIPTION:** | UDFN6 2x2, 0.65P | | **PAGE 1 OF 1** |

www.onsemi.com

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊