



# 1200 V 75 mΩ SiC MOSFET


#### Silicon Carbide MOSFET

**Trench-Assisted Planar Technology** 

 $V_{DS}$  = 1200 V  $R_{DS(ON)}(Typ.)$  = 75 mΩ  $I_{D(Tc=100°C)}$  = 21 A

#### **Features**

- Gen3F (3rd Generation) Technology
- Most Stable R<sub>DS(ON)</sub> over Temperature
- Low Coss, Crss and Balanced Ciss/Crss
- Lower Q<sub>GD</sub> and Balanced R<sub>G(INT)</sub>
- Electromagnetically Optimized Design
- Robust Body Diode with Low V<sub>F</sub> and Low Q<sub>RR</sub>
- 100% Avalanche (UIL) Tested
- AEC-Q101 Qualified



#### **Advantages**

- Superior Performance and Robustness
- Lowest Conduction Losses at all Temperatures
- Lesser Switching Spikes and Lower Losses
- Faster and More Efficient Switching
- Reduced Ringing
- Ease of Paralleling without Thermal Runaway
- Excellent Power Density and System Efficiency
- Enhanced System Reliability

### **Applications**

- Solar Inverters
- EV/HEV Charging
- UPS
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- Motor Drives
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

Absolute Maximum Ratings (At T <sub>C</sub> = 25°C Unlo	ess Otherwise Sta	ated)			
Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	$V_{DS(max)}$	$V_{GS}$ = 0 V, $I_D$ = 100 $\mu A$	1200	V	
Gate-Source Voltage (Dynamic)	V <sub>GS(max)</sub>		-10 / +22	V	
Cata Cauraa Valtaga (Statia)	V <sub>GS(op)-ON</sub>	Recommended Operation	18	V	Note 1
Gate-Source Voltage (Static)	V <sub>GS(op)-OFF</sub>	necommended operation	-5 to -3	V	Note i
		$T_C = 25^{\circ}C$ , $V_{GS} = -5 / +18 V$	30		
Continuous Drain Current	$I_{D}$	$T_C = 100$ °C, $V_{GS} = -5 / +18 V$	21	Α	Fig. 16
		$T_C = 135^{\circ}C$ , $V_{GS} = -5 / +18 V$	15		
Pulsed Drain Current	I <sub>D(pulse)</sub>	$t_P \le 3\mu s$ , $D \le 1\%$ , $V_{GS} = 18~V$	72	Α	Note 2
Power Dissipation	P <sub>D</sub>	$T_c = 25^{\circ}C$	127	W	Fig. 17
Non-Repetitive Avalanche Energy	E <sub>AS</sub>	$L = 36 \text{ mH}, I_{AV} = 3 \text{ A}$	162	mJ	
Operating Junction and Storage Temperature	$T_j$ , $T_{stg}$		-55 to 175	°C	

Note 1: This product can support 0V turn-off gate drive voltage with optimized PCB layout and gate drive circuit configuration.

Note 2: Pulse Width tp Limited by T<sub>j(max)</sub>



SEE IMPORTANT NOTICES AND DISCLAIMERS AT THE END OF THIS DATA SHEET REGARDING THE INFORMATION IN THIS DATA SHEET, THE USE OF OUR PRODUCTS, AND YOUR RESPONSIBILITIES RELATING TO SUCH USE.

Rev 24/Aug Page 1 of 14





Electrical Characteristics (At T	<sub>C</sub> = 25°C Unle	ess Otherwise Stated)					
D	0	0	Values			0.25	N
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	$V_{\text{DSS}}$	$V_{GS}$ = 0 V, $I_D$ = 100 $\mu A$	1200			V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = 1200 V, $V_{GS}$ = 0 V		1	50	μΑ	
Gate Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V, } V_{GS} = 22 \text{ V}$			100	nA	
		$V_{DS} = 0 \text{ V, } V_{GS} = -10 \text{ V}$			-100		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 9 \text{ mA}$	2.2	2.9	4.3	V	Note 3
Transconductance	<b>G</b> fs	$V_{DS} = 10 \text{ V, } I_D = 12 \text{ A}$		6.7	S		Fig. 5
	915	$V_{DS} = 10 \text{ V, } I_D = 12 \text{ A, } T_j = 175^{\circ}\text{C}$	7.0			1 19. 0	
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 18 \text{ V, } I_D = 12 \text{ A}$		75 100		mΩ	Fig. 6-9
		$V_{GS} = 18 \text{ V, } I_D = 12 \text{ A, } T_j = 175^{\circ}\text{C}$		130			
Input Capacitance	Ciss			988			
Output Capacitance	Coss		44			_ pF	Fig. 12
Reverse Transfer Capacitance	C <sub>rss</sub>			4.6			
Coss Stored Energy	E <sub>oss</sub>	- V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V	17			μJ	Fig. 13
Coss Stored Charge	Qoss	f = 500 KHz, V <sub>AC</sub> = 25mV		62		nC	
Effective Output Capacitance (Energy Related)	$C_{o(er)}$	_		53		, nE	Note 4
Effective Output Capacitance (Time Related)	C <sub>o(tr)</sub>			78		pF	Note 4
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ = 800 V, $V_{GS}$ = -5 / +18 V		12			
Gate-Drain Charge	$Q_{gd}$	I <sub>D</sub> = 12 A	12		nC	Fig. 11	
Total Gate Charge	$Q_g$	Per JEDEC JEP-192		48			
Internal Gate Resistance	R <sub>G(int)</sub>	$V_{GS} = 18 \text{ V, } f = 1 \text{ MHz, } V_{AC} = 25 \text{ mV}$		1.1		Ω	
Turn-On Switching Energy (Body Diode)	E <sub>0n</sub>	T <sub>j</sub> = 25°C, V <sub>GS</sub> = -5/+18V, R <sub>G(ext)</sub> = 8 Ω, L =		98		μJ	Fig. 24-27
Turn-Off Switching Energy (Body Diode)	E <sub>Off</sub>	$80.0 \mu H$ , $I_D = 12 A$ , $V_{DD} = 800 V$	24		μυ	1 lg. 24-21	
Turn-On Delay Time	t <sub>d(on)</sub>		9 17				
Rise Time	t <sub>r</sub>	$V_{DD} = 800 \text{ V}, V_{GS} = -5/+18 \text{ V}$				no	Fig. 26
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_{G(ext)}$ = 8 Ω, L = 80.0 μH, $I_D$ = 12 A $I_D$ = 12 A $I_D$ = 12 A $I_D$ = 12 A $I_D$			ns	Fig. 26	
Fall Time	t <sub>f</sub>	— Tilling relative to V <sub>DS</sub> , inductive load —		8	8		

Note 3: Tested after applying 30ms pulse at Vgs= +25V

Note 4:  $C_{O(er)}$ , a lumped capacitance that gives same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 800V.  $C_{O(tr)}$ , a lumped capacitance that gives same charging times as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 800V.

Rev 24/Aug Page 2 of 14






Reverse Diode Characteristics							
Parameter	Symbol	Conditions		Values			Note
	Syllibol		Min.	Тур.	Max.	Unit	Note
Diode Forward Voltage	$V_{SD}$	$V_{GS}$ = -5 V, $I_{SD}$ = 6 A		4.4		V	Fig. 18-19
	VSD	$V_{GS} = -5 \text{ V, } I_{SD} = 6 \text{ A, } T_j = 175^{\circ}\text{C}$		4.0		v	
Continuous Diode Forward Current	ls	$V_{GS} = -5 \text{ V}, T_c = 25^{\circ}\text{C}$		20	Α		
Continuous Diode Forward Current	ış	$V_{GS} = -5 \text{ V, } T_c = 100^{\circ}\text{C}$			12	A	
Diode Pulse Current	I <sub>S(pulse)</sub>	$V_{GS} = -5 V$		48		Α	Note 2
Reverse Recovery Time	t <sub>rr</sub>	V 5VI 10 A V 000 V		12		ns	
Reverse Recovery Charge	Qrr	V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 12 A, V <sub>R</sub> = 800 V dif/dt = 1200 A/μs, T <sub>i</sub> = 25°C		51		nC	
Peak Reverse Recovery Current	I <sub>rrm</sub>	uii/ut - 1200 A/μs, 1] - 20 0		3.5		Α	
Reverse Recovery Time	t <sub>rr</sub>	V 5VI 10 4 V 000 V		18		ns	
Reverse Recovery Charge	Qrr	$V_{GS} = -5 \text{ V, } I_{SD} = 12 \text{ A, } V_{R} = 800 \text{ V}$ $dif/dt = 1200 \text{ A/}\mu\text{s, } T_{i} = 175^{\circ}\text{C}$		126		nC	
Peak Reverse Recovery Current	I <sub>rrm</sub>	αιι/αι - 1200 A/μS, 1 <sub>J</sub> - 173 C		5.6		Α	


Package Characteristics					
Parameter	Symbol	Conditions	Values	Unit	Note
Max Thermal Resistance, Junction - Case	R <sub>thJC-Max</sub>	Maximum	1.18	°C/W	Fig. 14
Weight	$W_{T}$		6.2	g	
Moisture Sensitivity Level	MSL		N/A		
EMC Material Group			II		
Max Mounting Torque	T <sub>M</sub>	Screws to Heatsink	1.1	Nm	

Rev 24/Aug Page 3 of 14





#### Fig 2: Typical Output Characteristics ( $T_j = 175$ °C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 50 \mu s$ 

Fig 3: Typical Output Characteristics (T<sub>j</sub> = -55°C)






Fig 4: Typical Output Characteristics (V<sub>GS</sub> = 18 V)




Rev 24/Aug Page 4 of 14

Fig 5: Typical Transfer Characteristics (V<sub>DS</sub> = 10 V)




 $I_D = f(V_{GS}, T_j); t_P = 100 \mu s$ 

Fig 6: Typical R<sub>DS(ON)</sub> v/s Temperature




 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 50 \mu s; I_D = 12 A$ 

Fig 7: Typical RDS(ON) v/s Drain Current



 $R_{DS(ON)} = f(T_i, I_D); t_P = 50 \mu s; V_{GS} = 18 \text{ V}$ 


Fig 8: Typical Normalized RDS(ON) v/s Temperature



 $R_{DS(ON)} = f(T_j); t_P = 50 \ \mu s; I_D = 12 \ A$ 


Rev 24/Aug Page 5 of 14






 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 50 \mu s; l_D = 12 A$ 

#### Fig 10: Typical Threshold Voltage Characteristics




 $V_{GS(th)} = f(T_j)$ ;  $V_{DS} = V_{GS}$ ;  $I_D = 9 \text{ mA}$ 

Fig 11: Typical Gate Charge Characteristics



 $I_D = 12 A$ ;  $V_{DS} = 800 V$ ;  $T_c = 25$ °C

Fig 12: Typical Capacitance v/s Drain-Source Voltage



Rev 24/Aug Page 6 of 14







Fig 14: Max. Transient Thermal Impedance



 $Z_{th,ic} = f(t_P,D); D = t_P/T$ 

Fig 15: Safe Operating Area ( $T_c = 25$ °C)





Fig 16: Current De-rating Curve



Rev 24/Aug Page 7 of 14






Fig 18: Typical Body Diode Characteristics ( $T_j = 25^{\circ}C$ )




Fig 19: Typical Body Diode Characteristics ( $T_j = 175$ °C)





Fig 20: Typical Body Diode Characteristics ( $T_j = -55$ °C)



Rev 24/Aug Page 8 of 14

Fig 21: Typical Third Quadrant Characteristics ( $T_j = 25$ °C)




Fig 22: Typical Third Quadrant Characteristics ( $T_j = 175^{\circ}$ C)




Fig 23: Typical Third Quadrant Characteristics (T<sub>j</sub> = -55°C)





Fig 24: Inductive Switching Energy v/s Drain Current  $(V_{DD} = 800V)$ 




 $T_i = 25$ °C;  $V_{GS} = -5/+18V$ ;  $R_{G(ext)} = 8 \Omega$ ;  $L = 80.0 \mu H$ 

Rev 24/Aug Page 9 of 14




Fig 25: Inductive Switching Energy v/s  $R_{G(ext)}$  ( $V_{DD} = 800V$ )




 $T_i = 25$ °C;  $V_{GS} = -5/+18V$ ;  $I_{DS} = 12$  A;  $L = 80.0 \mu H$ 

Fig 26: Switching Time v/s  $R_{G(ext)}$  ( $V_{DD} = 800V$ )



 $T_i = 25$ °C;  $V_{GS} = -5/+18V$ ;  $I_{DS} = 12$  A;  $L = 80.0 \mu H$ 

# Fig 27: Inductive Switching Energy v/s Temperature $(V_{DD} = 800V)$




 $T_i = 25$ °C;  $V_{GS} = -5/+18V$ ;  $R_{G(ext)} = 8 \Omega$ ;  $I_{DS} = 12 A$ ;  $L = 80.0 \mu H$ 

Rev 24/Aug Page 10 of 14






# **Dynamic Test Circuit**




Note: Gate Charge, Switching Time and Energy Circuit


# Gate Charge Waveform



# **Switching Time Waveform**




# **Switching Energy Waveform**




Rev 24/Aug Page 11 of 14










Rev 24/Aug Page 12 of 14





# **Package Dimensions**

# **TO-247-4 Package Outline**



Section F--F, G-G, H--H

Note:

J. All Dimensions Are In mm.
Slot Required, Notch May Be Rounded
Dimension D & E Do Not Indude Mold Flash. Mold Flash Shall Not Exceed O.12mm Pre Side. These Dimensions Are Measured At The Outermost Extreme Of The Plastic Body.
Themal Pad Contour Optional Within Dimension D1 & E1.
Lead Finish Uncontrolled In L1.
DP To Have A Draft Angle Of 1.5° (REF.) To The Top Of The Part With Hole Diameter Of 3.91mm (REF.).

SYMBOL	DIMENSIONS				
SYMBOL	MIN.	NOM.	MAX.		
А	4.83	5.02	5.21		
A1	2.29	2.41	2.54		
A2	1.91	2.00	2.16		
b'	1.07	1.20	1.28		
b	1.07	1.20	1.33		
b1	2.39	2.67	2.94		
b2	2.39	2.67	2.84		
b3	1.07	1.30	1.60		
b4	1.07	1.30	1.50		
b5	2.39	2.53	2.69		
b6	2.39	2.53	2.64		
С	0.55	0.60	0.68		
c1	0.55	0.60	0.65		
D	23.30	23.45	23.60		
D1	16.25	16.55	17.65		
D2	0.95	1.19	1.25		
Е	15.75	15.94	16.13		
E1	13.10	0 14.02 14			
E2	3.68	4.40	5.10		
E3	1.00	1.45	1.90		
E4	12.38	13.26	13.43		
е		2.54 BSC			
e1		5.08 BSC			
L	17.31	17.57	17.82		
L1	3.97	4.19	4.37		
L2	2.35	2.50	2.65		
ØP	3.51	3.61	3.65		
ØP1	7.19 REF.				
Q	5.49	5.79	6.00		
s	6.04	6.17	6.30		

## NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.
- 3. THE SOURCE AND KELVIN-SOURCE PINS ARE NOT INTERCHANGABLE. THEIR EXCHANGE MIGHT LEAD TO MALFUNCTION.

Rev 24/Aug Page 13 of 14





#### **Revision History**

• Rev 24/Aug: Initial Release (Rev 1.0)

#### IMPORTANT NOTICES AND DISCLAIMERS

EXCEPT TO THE EXTENT THAT INFORMATION IN THIS DATA SHEET IS EXPRESSLY AND SPECIFICALLY WARRANTED IN WRITING BY NAVITAS SEMICONDUCTOR ("NAVITAS"), EITHER PURSUANT TO THE TERMS AND CONDITIONS OF THE LIMITED WARRANTY CONTAINED IN NAVITAS' STANDARD TERMS AND CONDITIONS OF SALE OR A WRITTEN AGREEMENT SIGNED BY AN AUTHORIZED NAVITAS REPRESENTATIVE, (1) ALL INFORMATION IN THIS DATA SHEET OR OTHER RELIABILITY AND TECHNICAL DATA, AND ANY OTHER DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE OR TOOLS, SAFETY INFORMATION AND OTHER RESOURCES, ARE PROVIDED "AS IS" AND WITH ALL FAULTS; AND (2) NAVITAS MAKES NO WARRANTIES OR REPRESENTATIONS AS TO ANY SUCH INFORMATION OR RESOURCES, IN THIS DATA SHEET OR OTHERWISE, AND HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

CUSTOMER RESPONSIBILITIES. This data sheet and other design resources and information provided by Navitas are intended only for technically trained and skilled developers designing with Navitas- or GeneSiC-branded products ("Products"). Performance specifications and the operating parameters of Products described herein are determined in the independent state and may not perform the same way when installed in customer products. The customer (or other user of this data sheet) is solely responsible for (a) designing, validating and testing the application in which Products are incorporated; (b) designing, validating and testing the application in which Products are incorporated; (c) ensuring the application meets applicable standards and any safety, security, regulatory or other requirements; (d) evaluating the suitability of Products for the intended application and the completeness of the information in this data sheet with respect to such application; (e) procuring and/or developing production firmware, if applicable; and (f) completing system qualification, compliance and safety testing, EMC testing, and any automotive, high-reliability or other system qualifications that apply.

NON-AUTHORIZED USES OF PRODUCTS. Except to the extent expressly provided in a writing signed by an authorized Navitas representative, Products are not designed, authorized or warranted for use in extreme or hazardous conditions; aircraft navigation, communication or control systems; aircraft power and propulsion systems; air traffic control systems; military, weapons, space-based or nuclear applications; life-support devices or systems, including but not limited to devices implanted into the human body and emergency medical equipment; or applications where product failure could lead to death, personal injury or severe property or environmental damage. The customer or other persons using Products in such applications without Navitas' agreement or acknowledgement, as set forth in a writing signed by an authorized Navitas representative, do so entirely at their own risk and agree to fully indemnify Navitas for any damages resulting from such improper use. In order to minimize risks associated with such applications, you should provide adequate design and operating safeguards.

CHANGES TO, AND USE OF, THIS DATA SHEET. This data sheet and accompanying information and resources are subject to change without notice. Navitas grants you permission to use this data sheet and accompanying resources only for the development of an application that uses the Products described herein and subject to the notices and disclaimers set forth above. Any other use, reproduction or display of this data sheet or accompanying resources and information is prohibited. No license is granted to any Navitas intellectual property right or to any third-party intellectual property right. Navitas disclaims any responsibility for, and you will fully indemnify Navitas and its representatives against, any claims, damages, costs, losses and liabilities arising out of your use of this data sheet and any accompanying resources and information.

TERMS AND CONDITIONS. All purchases and sales of Products are subject to <u>Navitas' Standard Terms and Conditions of Sale</u>, including the limited warranty contained therein, unless other terms and conditions have been agreed in a writing signed by an authorized Navitas representative. This data sheet, and Navitas' provision of this data sheet or other information and resources, do not expand or otherwise alter those terms and conditions.

Navitas, GeneSiC, the Navitas and GeneSiC logos, GaNFast, GaNSafe, SICPAK and other Navitas marks used herein are trademarks or registered trademarks of Navitas Semiconductor Limited or its affiliates. Other trademarks used herein are the property of their respective owners.

Copyright © 2024 Navitas Semiconductor Limited and affiliates. All rights reserved.

Rev 24/Aug Page 14 of 14