



220 V high-speed half-bridge gate driver for GaN power switches



QFN 4 x 5 x 1 mm



Product status link

STDRIVEG210

Product label



Features

- High voltage rail up to 220 V
- dV/dt transient immunity ±200 V/ns
- Driver with separated sink and source path for optimal driving:
 - 2.4 A and 1.2 Ω sink
 - 1.0 A and 3.7 Ω source
- Ultra fast high-side startup time: 300 ns
- 45 ns propagation delay, 15 ns minimum output pulse
- High switching frequency (> 1 MHz)
- · Embedded bootstrap diode
- Full support of GaN hard-switching operation
- UVLO function on VCC, V_{BO}, and V_{LS}
- · Separated logic inputs and shutdown pin
- · Fault pin for overtemperature and UVLO reporting
- · Stand-by function for low consumption mode
- · Separated PGND for Kelvin source driving and current shunt compatibility
- 3.3 V to 20 V compatible inputs with hysteresis and pull-down

Applications

- DC/DC, AC/DC, resonant converters, synchronous rectification
- Battery charger and adapters
- Energy Storage Systems, UPS, Server and Telecom power
- Solar Micro inverters, Optimizers and MPPT
- LED lighting, USB-C

Description

The STDRIVEG210 is a high-voltage half-bridge gate driver for N-channel Enhancement Mode GaN.

The high-side driver section is designed to stand a voltage rail up to 220 V and can be easily supplied by the integrated bootstrap diode.

High current capability, short propagation delay with excellent delay matching, and integrated LDOs make the STDRIVEG210 optimized for driving high-speed GaN.

The STDRIVEG210 features supply UVLOs tailored to fast startup and low-consumption soft-switching applications, but with full hard switching support and interlocking to avoid cross-conduction conditions. The high-side regulator is characterized by very short wake-up time to maximize the application efficiency during intermittent operation (burst mode).

The input pins extended range allows easy interfacing with controllers. A standby pin allows to reduce the power consumption during inactive periods or burst mode.

The STDRIVEG210 operates in the industrial temperature range, -40 °C to 125 °C.

The device is available in a compact QFN 4x5x1 mm package with 0.5 mm pitch.



1 Block diagram


vcc (BOOT VCC UVLO VCCH Regulator VCCH STBY **RONH** Level Shifter HIN OUTH Vbo UVLO Logic, interlocking LIN (OUT VCCL Regulator VCCL RONL Level Shifter $\overline{\mathtt{SD}}$ OUTL OverTemperature Protection VCCL **PGND** FLT GND

Figure 1. STDRIVEG210 block diagram



2 Typical application schematic

Figure 2. Typical application schematic





3 Pin description

VCC 18 BOOT 1 STBY 2 17 VCCH GND 3 16 RONH 15 OUTH GND 4 FLT 5 14 OUT $\overline{\mathsf{SD}}$ 6 HIN 7 LIN 8 9 10 11 12 13

Figure 3. STDRIVEG210 pin connection

Table 1. STDRIVEG210 pin list

Pin N.	Name	Туре	Function
			Supply voltage of logic section. A small bypass capacitor (100 nF typ.) very close to the pin is required to get a clean bias voltage for the signal part of the IC.
1	VCC	Power	The large bulk capacitor that is normally used to supply the controller is sufficient to supply the STDRIVEG210 as well: if not present, a value larger than 2.2 µF is suggested.
			The input of the low-side driver regulator is internally connected to this pin.
2	STBY	Input	Standby mode activation pin. Setting this pin to GND, the IC enters a low consumption mode to facilitate the design of low consumption topologies. The internal pull-down resistor is there to avoid uncertain voltage application when IC is not biased.
			Connect this pin to VCC if standby function is not used.
3, 4, 9	GND	Power	Ground pins. Common potential of the Logic section of the device. These pins have both an electrical and thermal purpose: tying these pins to a proper copper area effectively enhances power dissipation (typically required only on high frequency applications).
5	FLT	Output	Fault signaling pin. An open drain MOSFET is turned on to pull the FLT pin down when UVLO, standby, or overtemperature protection are active. Connect to GND if not used.
6	SD	Input	Shutdown input (active low). When this pin is pulled to GND, the IC immediately interrupts the switching activity defined by LIN and HIN.
7	HIN	Input	High-side logic input pin. Driving pulses to control the high-side switch can be applied to this pin. A Schmitt trigger comparator, 20 V tolerant, buffers the input signal before driving level shifters.
8	LIN	Input	Low-side logic input pin. Driving pulses to control the low-side switch can be applied to this pin. A Schmitt trigger comparator, 20 V tolerant, buffers the input signal before driving level shifters.
10	VCCL	Power	Output of the linear regulator that supplies the output stage of the low-side driver. A ceramic capacitor equal or greater than 47 nF (X7R, 16 V) must be placed as close as possible between this pin and PGND.
11	RONL	Output	A resistor connected between this pin and VCCL sets the turn-on resistor source current of the low-side driver. Mounting the resistor as close as possible to the RONL pin optimizes the operation of the driver.
12	PGND	Power	Reference potential of low-side driver, to be connected to low-side GaN Kelvin source and VCCL capacitor.
13	OUTL	Output	Low-side driver output. To be connected to the low-side gate through the turn-off resistor. Sink/source gate current flows through this pin.

DS14857 - Rev 2 page 4/31



Pin N.	Name	Туре	Function
14	OUT	Power	Reference potential of high-side driver, to be connected to high-side GaN Kelvin source, BOOT, and VCCH capacitors.
15	OUTH	Output	High-side driver output. To be connected to the high-side gate through the turn-off resistor. Sink/ source gate current flows through this pin.
16	RONH	Output	A resistor connected between this pin and VCCH sets the turn-on resistor source current of the high-side driver. Mounting the resistor as close as possible to the RONH pin optimizes the operation of the driver.
17	VCCH	Power	Output of linear regulator that supplies the output stage of high-side driver. A ceramic capacitor equal or greater than 47 nF (X7R, 16 V) must be placed as close as possible between this pin and OUT.
18	воот	Power	Supply voltage of high-side floating driver. A ceramic capacitor equal or greater than 47 nF (X7R, 50 V) must be placed as close as possible between this pin and OUT.
			The input of the high-side driver regulator is internally connected to this pin.

DS14857 - Rev 2 page 5/31



4 Device ratings

4.1 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 2 may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability. All voltages referred to ground pins unless otherwise specified.

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Value	Unit
VCC	Logic supply voltage		-0.3 to 21	V
PGND	Low-side driver ground vs. logic ground	VCC = 14 V	-7 to 7	V
$V_{VCC\text{-PGND}}$	Logic supply vs. low-side driver ground		-0.3 to 21	V
V _{VCCL}	Regulated low-side driver supply vs. logic ground		-0.3 to 21	V
V _{LS}	Regulated low-side driver supply voltage (1) (2)		-0.3 to 21	V
I _{LS_OUT}	Low-side regulator maximum current (1)	(2)	Self-limited	Α
V _{VCC-VCCL}	Maximum low-side dropout voltage		-0.3 to self-regulated	V
V _{OUTL}	Low-side output to PGND voltage	DC values	-0.3 to VCCL+0.3	V
V _{RONL}	Low-side turn-on resistor pin max. voltage		OUTL-0.3 to VCCL+0.3	V
V _{BOOT}	BOOT pin voltage referred to GND		-0.3 to 241	V
V _{BO}	High-side regulator input voltage (1)		-0.3 to 21	V
V _{HS}	Regulated high-side driver supply voltage (1) (2)		-0.3 to 21	V
I _{HS_OUT}	High-side regulator maximum current (1)	(2)	Self-limited	Α
V _{BOOT-VCCH}	Maximum high-side dropout voltage		-0.3 to self-regulated	V
V _{OUTH}	High-side output to OUT voltage	DC values	-0.3 to VCCH+0.3	V
V _{RONH}	High-side turn-on resistor pin max. voltage		OUTH-0.3 to VCCH+0.3	V
dV _{OUT} /dt	Maximum OUT voltage slew rate (3)		200	V/ns
V _{in}	Logic inputs voltage range (LIN, HIN, SD, STBY, FLT)		-0.3 to 21	V
I _{FLT}	Maximum FLT pin current (DC inward)	VCC = 7 V	10	mA
T _J	Junction temperature		-40 to 150	°C
T _{stg}	Storage temperature		-55 to 150	°C
F0D	HBM (Human Body Model)	ANSI/ESDA/JEDEC JS-001-2017	2 (4)	kV
ESD	CDM (Charged Device Model)	ANSI/ESDA/JEDEC JS-002-2018	1	kV

^{1.} $V_{LS} = V_{VCCL\text{-}PGND}$, $V_{HS} = V_{VCCH\text{-}OUT}$, $V_{BO} = V_{BOOT\text{-}OUT}$.

DS14857 - Rev 2 page 6/31

The internal low-side and high-side voltage regulators are not intended to be connected to external load nor voltage sources.

^{3.} Range estimated by characterization on a limited number of samples, not tested in production.

^{4.} High voltage pin 18 vs. GND has 1500 V rating



4.2 Recommended operating conditions

All voltages referred to ground pins unless otherwise specified. The junction temperature must be maintained within recommended operating conditions with proper thermal design.

Table 3. Recommended operating conditions

Symbol	Parameter	Note	Min.	Max.	Unit
VCC	Logic supply voltage		9.2	18	V
V _{VCC-PGND}	Logic supply voltage vs. PGND	Logic supply voltage vs. PGND		20	V
PGND	Low-side driver ground		-3	3	V
V _{BO}	V _{BOOT-OUT} pin voltage	(1)	7.5	20	V
V _{OUT}	Output voltage		-10.8 ⁽²⁾	220	V
VCCL	Low-side driver voltage vs. GND		3		V
V _i	Logic inputs voltage range		0	20	V
C _{VCCH} , C _{VCCL}	Driver supply voltage bypass capacitors (3)		47	220	nF
C _{BOOT}	High-side driver linear regulator input capacitors (4)		C _{VCCH}	3300	nF
t _{INmin}	Minimum duration of input pulse		50		ns
f _{SW}	Switching frequency (5)	Duty cycle = 50%		2	MHz
TJ	Junction temperature		-40	125	°C

- 1. $V_{BOOT} = V_{BOOT-GND}$ must be ≥ 5 V to propagate high-side commands.
- 2. $V_{BO} = 20 \text{ V}, \text{ VCC} = 9.2 \text{ V}$
- 3. X7R, 16 V, Ceramic capacitor having ESR lower or equal to 50 m Ω .
- 4. X7R, 50 V, Ceramic capacitor having ESR lower or equal to 50 m Ω .
- 5. Actual limit depends on power dissipation constraints.

4.3 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R _{th(J-A)}	Thermal resistance junction-to-ambient (1)	85	°C/W
R _{th(J-A)}	Thermal resistance junction-to-ambient (2)	110	°C/W

The thermal resistance is obtained simulating the device mounted on a 2s2p (4 layer) FR4 board according to JESD51-7 without PCB thermal vias.

2. The thermal resistance is obtained simulating the device mounted on a 1s0p (1 layer) FR4 board according to JESD51-3.

DS14857 - Rev 2 page 7/31



5 Electrical characteristics

Testing conditions: $T_J = 25$ °C, $VCC = V_{BO} = \overline{SD} = \overline{STBY} = 12$ V, $\overline{FLT} =$ floating, RONL = VCCL, RONH = VCCH, OUT = PGND = GND, $C_{VCCH} = C_{VCCL} = 47$ nF (X7R, 16 V), $C_{BOOT} = 47$ nF (X7R, 50 V). All voltages referred to GND, unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
Logic sec	tion supply					
VCC _{thON}	VCC UVLO turn-ON threshold		8.0	8.5	9.0	٧
VCC _{thOFF}	VCC UVLO turn-OFF threshold		7.5	8.0	8.5	V
VCC _{hys}	VCC UV hysteresis		0.3	0.5	0.7	V
I _{QVCC}	VCC quiescent supply current	STBY = SD = 5 V; LIN = HIN = 0 V; OUT = 15 V		860	1100	μA
QVOO		LIN = \overline{STBY} = \overline{SD} = 5 V; HIN = 0 V; OUT = 15 V		920	1250	μA
I _{QVCCU}	VCC undervoltage supply current	VCC = 7.0 V		570	760	μA
I _{SBVCC}	VCC standby supply current	STBY = 0 V		500	650	μA
I _{SVCC}	VCC switching supply current	$\overline{STBY} = \overline{SD} = 5 \text{ V}, V_{BO} = 15 \text{ V}$ LIN = ¬ HIN, f _{SW} = 500 kHz, D = 50% OUTL load 330 pF		2.95	3.45	m/
t _{startup}	VCC startup time from VCC = 9 V to OUTL high	LIN = \overline{STBY} = \overline{SD} = 5 V; HIN = 0 V			12	μ
Gate drive	er voltage regulators VCCL (V _{LS}) and VCCH	(V _{HS})				
V_{HS}	VCCL and VCCH regulator output voltage	I _{VCCx} < 10 mA _{DC}	5.55	6	6.45	V
V_{LS}	voce and voorregulator output voltage	T_{J} = -40 °C to +125 °C ⁽¹⁾	5.4		6.6	•
V _{DROP_H}	High-side regulator drop-out voltage	BOOT = 12 V; OUT = 6 V; I _{VCCH} = 10 mA			0.6	٧
Low-side	driver section					
V	V IIVI O turn on voltage		4.45	4.80	5.15	V
V _{LSthON}	V _{LS} UVLO turn-on voltage	$T_J = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C} ^{(1)}$			5.25	V
\ /	V IIVI O turn off voltons		4.30	4.65	4.95	
V _{LSthOFF}	V _{LS} UVLO turn-off voltage	T _J = -40 °C to +125 °C ⁽¹⁾	4.2			V
				0.2		V
V _{LSthHYS}	V _{LS} UVLO hysteresis			0.2		
	V _{LS} UVLO hysteresis driver section			0.2		
	,			2.95		V
	driver section	STBY = SD = 3.3 V; LIN = HIN = 0 V; V _{BO} = 12 V			380	V

DS14857 - Rev 2 page 8/31



Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		<u>SD</u> = <u>STBY</u> = 3.3 V;				
I _{SBO}	V _{BO} switching supply current	OUT = 0 V; V _{BOOT} = 12 V		3.2	3.9	mA
iSBO	v _{BO} switching supply current	HIN f _{SW} = 500 kHz, D = 50%		3.2	3.9	IIIA
		OUTH load 330 pF				
t _{HSstart}	High-side startup time	V _{BO} > 4 V to OUTH enable		300	800	ns
4 IOStart	riigir side startap tiiris	V _{BO} rise 50 V/μs		000	000	
I _{LK}	High voltage leakage current	BOOT = OUT = 240 V			4.4	μA
R _{DBOOT}	Bootstrap diode on-resistance	LIN = 3.3 V; HIN = 0 V;		120		Ω
- 55001	Bootottap diode on resistance	V _{VCC – BOOT} = 0.5 V		120		
Output dr	iving buffers					
I _{SO}	Peak source current		0.75	1.05	1.3	Α
		T _J = -40 °C to +125 °C ⁽¹⁾	0.55		1.6	
I _{SI}	Peak sink current		1.9	2.4	3.0	Α
	. Can com con con	T _J = -40 °C to +125 °C ⁽¹⁾	1.4		3.7	
R _{SO}	Source R _{DSon}	I = 10 mA	3.0	3.7	4.5	Ω
30		T_{J} = -40 °C to +125 °C ⁽¹⁾	2.2		7.0	32
R_{SI}	Sink R _{DSon}	I = 10 mA	0.85	1.2	1.55	Ω
. 131		$T_J = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$	0.7		2.2	\$2
R _{BLEED}	Low-side gate bleeder	VCCL = VCC = 0 V, PGND = GND	75	100	125	kΩ
· ABLEED	Low side gate blooder	OUTL = 0.1 V	10	100	120	IX32
Logic inp	uts and timings					
V_{ih}	High level logic threshold voltage		2	2.27	2.5	V
	The second secon	T = 40 °C to 1405 °C (1)				
		T _J = -40 °C to +125 °C ⁽¹⁾			2.7	, v
Vii	Low level logic threshold voltage	1j = -40 C t0 +125 C (9)	1.1	1.31	2.7 1.45	
V _{il}	Low level logic threshold voltage	$T_J = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C}$ (1)	1.1	1.31		V
V _{il}	Low level logic threshold voltage Logic input threshold hysteresis	•		0.96		
		•	0.8		1.45	V
V _{ihys}	Logic input threshold hysteresis	$T_J = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$	0.8	0.96	1.45	V
V _{ihys}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current	$T_J = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ LIN, HIN = 3.3 V	0.8	0.96	1.45 1.2 36	V V µA
V _{ihys} I _{INh} I _{INI}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current	T_J = -40 °C to +125 °C ⁽¹⁾ LIN, HIN = 3.3 V LIN, HIN = 0 V	0.8 0.7 15	0.96	1.45 1.2 36 1	V V μΑ μΑ
V _{ihys} I _{INh} I _{INI} R _{PD_IN}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor	$T_J = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ LIN, HIN = 3.3 V LIN, HIN = 0 V LIN, HIN = 3.3 V	0.8 0.7 15	0.96	1.45 1.2 36 1 220	V V μΑ μΑ
V _{ihys} I _{INh} I _{INI} R _{PD_IN} I _{SDh}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\text{LIN, HIN} = 0 \text{V}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$	0.8 0.7 15	0.96	1.45 1.2 36 1 220 15	V V μΑ μΑ kΩ
V _{ihys} I _{INh} I _{INI} R _{PD_IN} I _{SDh}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current SD logic '0' input bias current	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\text{LIN, HIN} = 0 \text{V}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$ $\overline{\text{SD}} = 0 \text{V}$	0.8 0.7 15 90 7	0.96 22 150 10	1.45 1.2 36 1 220 15 1	V V μΑ μΑ kΩ μΑ
V _{ihys} I _{INh} I _{INI} R _{PD_IN} I _{SDh} I _{SDI} R _{PD_SD}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current SD logic '0' input bias current SD pull-down resistor	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\text{LIN, HIN} = 0 \text{V}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$ $\overline{\text{SD}} = 0 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$	0.8 0.7 15 90 7	0.96 22 150 10	1.45 1.2 36 1 220 15 1 450	V V μΑ μΑ kΩ μΑ μΑ
Vihys I _{INh} I _{INI} R _{PD_IN} I _{SDh} I _{SDI} R _{PD_SD} I _{STBYh}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current SD logic '0' input bias current SD pull-down resistor STBY logic '1' input bias current	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\text{LIN, HIN} = 0 \text{V}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$ $\overline{\text{SD}} = 0 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$ $\overline{\text{STBY}} = 3.3 \text{V}$	0.8 0.7 15 90 7	0.96 22 150 10	1.45 1.2 36 1 220 15 1 450 15	V V μΑ μΑ μΑ μΑ κΩ μΑ
Vihys IINh IINI RPD_IN ISDh ISDI RPD_SD ISTBYh ISTBYI RPD_STBY	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current SD logic '0' input bias current SD pull-down resistor STBY logic '1' input bias current STBY logic '0' input bias current STBY logic '0' input bias current	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\text{LIN, HIN} = 0 \text{V}$ $\text{LIN, HIN} = 3.3 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$ $\overline{\text{SD}} = 0 \text{V}$ $\overline{\text{SD}} = 3.3 \text{V}$ $\overline{\text{STBY}} = 3.3 \text{V}$ $\overline{\text{STBY}} = 0 \text{V}$	0.8 0.7 15 90 7 220	0.96 22 150 10 330 10	1.45 1.2 36 1 220 15 1 450 15 1	V V μΑ μΑ μΑ μΑ μΑ μΑ
Vihys I _{INh} I _{INI} R _{PD_IN} I _{SDh} I _{SDI} R _{PD_SD} I _{STBYh} I _{STBYI}	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current SD logic '0' input bias current SD pull-down resistor STBY logic '1' input bias current STBY logic '0' input bias current	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $LIN, HIN = 3.3 \text{V}$ $LIN, HIN = 0 \text{V}$ $LIN, HIN = 3.3 \text{V}$ $\overline{SD} = 3.3 \text{V}$ $\overline{SD} = 0 \text{V}$ $\overline{SD} = 3.3 \text{V}$ $\overline{STBY} = 3.3 \text{V}$ $\overline{STBY} = 3.3 \text{V}$ $\overline{STBY} = 3.3 \text{V}$	0.8 0.7 15 90 7 220 7	0.96 22 150 10 330 10	1.45 1.2 36 1 220 15 1 450 15 1 450	V V μΑ μΑ μΑ μΑ μΑ μΑ μΑ
Vihys IINh IINI RPD_IN ISDh ISDI RPD_SD ISTBYh ISTBYI RPD_STBY	Logic input threshold hysteresis LIN, HIN logic '1' input bias current LIN, HIN logic '0' input bias current LIN, HIN pull-down resistor SD logic '1' input bias current SD logic '0' input bias current SD pull-down resistor STBY logic '1' input bias current STBY logic '0' input bias current STBY logic '0' input bias current	$T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ $LIN, HIN = 3.3 \text{V}$ $LIN, HIN = 0 \text{V}$ $LIN, HIN = 3.3 \text{V}$ $\overline{SD} = 3.3 \text{V}$ $\overline{SD} = 0 \text{V}$ $\overline{SD} = 3.3 \text{V}$ $\overline{STBY} = 3.3 \text{V}$ $\overline{STBY} = 3.3 \text{V}$ $\overline{STBY} = 3.3 \text{V}$ $V_{FLT} = 400 \text{mV}, \text{VCC} = 12 \text{V}$	0.8 0.7 15 90 7 220 7 220 60	0.96 22 150 10 330 10 330 80	1.45 1.2 36 1 220 15 1 450 15 1 450 135	V V μΑ μΑ μΑ μΑ μΑ μΑ μΑ μΑ

DS14857 - Rev 2
Downloaded from Arrow.com.

page 9/31

characteristics



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{FLTI}	FLT low level bias current (when off)	V _{FLT} = 0 V			1	μA
V _{VCC-FLT}	Min VCC voltage forcing low				3.3	V
t _{Don_L}	LIN to OUTL turn-on propagation delay		30	45	60	ns
t _{Doff_L}	LIN to OUTL turn-off propagation delay	$\overline{SD} = \overline{STBY} = 3.3 \text{ V};$	30	45	60	ns
t _{Don_H}	HIN to OUTH turn-on propagation delay	t _{PULSE} > 120 ns	30	45	60	ns
t _{Doff_H}	HIN to OUTH turn-off propagation delay		30	45	60	ns
MT	LIN, HIN propagation delay matching time (2)	$\overline{SD} = \overline{STBY} = 3.3 \text{ V};$ $t_{PULSE} > 120 \text{ ns};$		0	10	ns
		LIN, HIN pulse low/high/low		15	35	ns
t _{INmin}	LIN, HIN minimum input pulse width	T_{J} = -40 °C to +125 °C ⁽¹⁾			40	ns
t _r	GL / GH rise time	C = 2.2 rF (1)		22		ns
t _f	GL / GH fall time	- C _L = 2.2 nF ⁽¹⁾		11		ns
t _{SDon}	SD to OUTx turn-on propagation delay	LIN or HIN = \overline{STBY} = 3.3 V; t_{PULSE} > 120 ns;	30	45	65	ns
t _{SDoff}	SD to OUTx turn-off propagation delay	LIN or HIN = \overline{STBY} = 3.3 V; t _{PULSE} > 120 ns;	30	45	65	ns
t _{STBYoff}	Standby to OUTx turn-off propagation delay	STBY = 3.3 V to 0 V	30	45	65	ns
t _{STBY_FLT}	Standby enter signaling to FLT	STBY = 3.3 V to 0 V, FLT 10 kΩ pull up to 5 V		0.9	2	μs
t _{WU}	Wake up time from standby	\overline{STBY} = 0 V to 3.3 V, LIN = 3.3 V; Time from \overline{STBY} rising to OUTL = high			0.5	μs
t _{WU_FLT}	Standby end signaling to FLT	\overline{STBY} = 0 V to 3.3 V, \overline{FLT} = 10 k Ω pull up to 5 V; $\overline{Time\ from\ \overline{STBY}}\ rise\ to\ V_{FLT}$ = 0.5 V			0.5	μs
Overtemp	erature protection					
T _{TSD}	Shutdown temperature	(1)	150	175	200	°C
T _{HYS}	Temperature hysteresis	(1)	17	20	23	°C
t _{TSD}	OT protection enabling time after STBY = high	(1)			20	μs

^{1.} Not tested in production: value by characterization on a limited number of samples.


DS14857 - Rev 2 page 10/31


 $^{2. \}quad MT = max \; (\mid t_{Don_L} - t_{Doff_L} \mid, \mid t_{Don_H} - t_{Doff_H} \mid, \mid t_{Doff_L} - t_{Don_H} \mid, \mid t_{Doff_H} - t_{Don_L} \mid)$




5.1 Characterization figures

Figure 4. Timing definitions








DS14857 - Rev 2 page 11/31



5.2 Typical characteristics



DS14857 - Rev 2 page 12/31



6 Device description

6.1 Device structure

Figure 9 is a simplified version of the block diagram of STDRIVEG210. It consists of basic structures described in the following sections.




Figure 9. STDRIVEG210 simplified block diagram

6.1.1 Logic section

This section receives the input signals, manages the system protections (UVLOs and overtemperature), and transfers the input pulses to relevant drivers through level shifters.

It is electrically referred to the GND pin and supplied by the VCC pin.

6.1.2 Low-side driver

This block receives input pulses from the logic section through the level shifter and provides driving action to the low-side GaN transistor.

It is electrically referred to PGND, that must be connected to the source (preferably Kelvin) of the low-side GaN transistor.

GaN V_{GS} sink current can be tuned with the R_{GATE} resistor placed between the OUTL and GaN gate. Source current can be tuned with the R_{ON} resistor between VCCL and RONL. Sink path impedance is the sum of R_{GATE} and driver R_{SI} , while source path impedance is the total of R_{ON} , R_{GATE} , and driver R_{SO} . Tuning R_{ON} is typically done to adjust hard turn-on dV/dt. Tuning R_{GATE} is typically done to eventually dump V_{GS} ringing at turn-off, to adjust hard turn-off dV/dt while avoiding induced turn-on at high-side hard turn-on.

Low-side driver circuitry is supplied by VCC, while an integrated voltage regulator tightly stabilizes the supply voltage of the output stage of the driver (V_{LS}). A UVLO comparator interrupts the half-bridge activity if the regulator's output voltage is insufficient for a proper GaN's driving. See VLS supply structure and relevant UVLO protection for a detailed LS UVLO protection description.

The low-side driver has been designed to allow the use of current sense resistors without affecting the applied V_{GS} voltage.

DS14857 - Rev 2 page 13/31

6.1.3 High-side driver

This block receives input pulses from the logic section through the level shifter and provides driving action to the high-side GaN transistor.

It is electrically referred to OUT, that must be connected to the source connection (preferably Kelvin) of the high-side GaN transistor.

GaN V_{GS} sink current can be tuned with the R_{GATE} resistor placed between the OUTH and GaN gate. Source current can be tuned with the R_{ON} resistor between VCCH and RONH. Sink path impedance is the sum of R_{GATE} and driver R_{SI} , while source path impedance is the total of R_{ON} , R_{GATE} and driver R_{SO} . Tuning R_{ON} is typically done to adjust hard turn-on dV/dt. Tuning R_{GATE} is typically done to eventually dump V_{GS} ringing at turn-off, to adjust hard turn-off dV/dt while avoiding induced turn-on at low-side hard turn-on.

High-side driver circuitry is supplied by the voltage present at the BOOT pin, while an integrated fast startup voltage regulator tightly stabilizes the supply voltage of the output stage of the driver (V_{HS}). A simple voltage monitor enables the high-side output when V_{BO} voltage is sufficient to propagate input signals to achieve a very fast startup time required in burst mode in several power conversion applications. See Section 6.4.4 for detailed HS UVLO protection description.

This section includes an equivalent bootstrap diode, synchronous with low-side on-time, that generates floating supply voltage (V_{BO}), starting from VCC voltage. To achieve the very fast high-side startup time with minimum VCCH settling time, it is required to use an external bootstrap diode.

6.2 Truth table and control inputs

The STDRIVEG210 has four logic inputs to control the high-side and low-side power transistors.

- LIN: low-side driver input, active high;
- HIN: high-side driver inputs, active high.
- STBY: standby input, active low;
- SD: shutdown input, active low.

An open drain output is there (FLT) to communicate externally the operating status of the device.

Table 6 summarizes the different IC operating modes depending on the Input pin configurations.

Output pin configuration and IC consumption is also reported.

INPUTS OUTPUTS Mode **STBY** \overline{SD} LIN OUTL FLT HIN **OUTH** Standby ī Х Χ Χ L ī L Shutdown Н L Χ Χ Н L L L Н Н L L Н High-Z L Low-side on Н Н Н L Н L Н High-side on Н Н L Н L Н Н Interlocking Н Н Н н ī 1 н

Table 6. Truth table

The logic inputs have internal pull-down resistors to set a defined logic level even in case of high-Z on signal lines. As a result, the transistors are set to off in the case of unconnected input pins.

The front-end of logic inputs consists of a comparator having a fixed threshold and defined hysteresis to guarantee precise and robust level detection. The input pins can accept an input voltage up to 20 V independently from VCC voltage level.

Propagation delays between LIN and HIN input pins to OUTL and OUTH are matched to obtain the best symmetry and minimum pulse width distortion.

The minimum duration of the pulse that can be transferred from LIN and HIN to OUTL and OUTH is t_{INmin} ; shorter pulses may be blanked.

The $\overline{\text{FLT}}$ open drain pin signals standby, UVLO (VCC and VCCL), and overtemperature status. An external pull-up resistor or source current is required to raise the $\overline{\text{FLT}}$ pin signal. The maximum pull-up voltage is 20 V, independent from VCC. When unused, this pin must be connected to GND.

DS14857 - Rev 2 page 14/31



The STBY pin is intended to activate standby mode to reduce the IC consumption during long-lasting inactive times or between burst modes. The description of this mode is reported in Section 6.5.

6.3 Gate driving outputs and gate resistors


The STDRIVEG210 has a gate driver output architecture enabling turn-on and turn-off impedance differentiation to tune dV/dt and dI/dt avoiding turn-off diode usage. Diode avoidance for turn-on/off differentiation has several benefits:

- bill of material (BOM) reduction;
- gate loop inductance minimization due to smaller geometrical gate loop;
- more effective and faster turn-off with increased induced turn-on margin thanks to diode V_F drop removal.

Effective turn-off is crucial with GaN switches due to low V_{GSth} and turn-off diode is typically not recommended especially with unipolar gate driving (no negative V_{GS} while off).

Similarly to standard gate driver (classic separated output architecture), with the STDRIVEG210 (single gate output architecture) the gate turn-on/off currents can be tuned by external resistors, but those resistors are arranged in different way.

Figure 10. Gate driver output and gate resistor tuning for differentiated turn-on/off



Turn-off path goes through RGATE, so the user shall increase RGATE to slow down turn-off speed.

Increasing R_{GATE} will slow down also turn-on speed since turn-on path goes through R_{GATE} and R_{ON}. The user shall increase R_{ON} to further slowdown turn-on speed.

Thus, turn-on impedance can be only equal or higher than turn-off, as typically found in all applications to avoid induced turn-on phenomenon.

As rule-of-thumb when migrating from "classic" separated output architectures:

- R_{GATE}≈ R_{OFF(old)}
- R_{ON}≈ R_{ON(old)} R_{GATE}

In power conversion applications, depending on gate charge, turn-off resistor (R_{GATE}) is typically in the range of 1 to 5 Ω while turn-on resistance sum (R_{GATE} + R_{ON}) is typically in the range of 5 to 300 Ω .

6.4 Supply rails, LDOs, UVLO protections, and bootstrap diode

The STDRIVEG210 is supplied by two rails: VCC, referred to GND, and BOOT referred to OUT. Integrated LDOs generate supply voltages for low-side and high-side output stages (V_{LS} and V_{HS}). Undervoltage

circuitries monitor VCC, VLS and VBO.

An integrated bootstrap diode is there to generate floating supply voltage for the high-side structure.

DS14857 - Rev 2 page 15/31



6.4.1 VCC supply structure and relevant UVLO protection

The VCC pin supplies the logic circuit, the input structure of the low-side driver and the integrated bootstrap structure (D_{BOOT}). Low-ESR ceramic capacitors must be connected as close as possible between VCC and GND (100 nF typ., X7R).

A bulk capacitor is recommended on VCC to deliver the impulsive bootstrap current to charge V_{BO} . A single VCC rail electrolytic capacitor is typically sufficient even with multiple drivers on board while using only the integrated bootstrap diode and the electrolytic capacitor is not too far.

Dedicated bigger low-ESR ceramic VCC capacitors are otherwise recommended, also in the case of an optional external bootstrap diode to minimize VCC dips. An external bootstrap diode is required to achieve the fast high-side startup time (such as burst mode) and a prompt V_{BO} to supply the VCCH regulator.

Undervoltage protection is available on the VCC supply pin. A hysteresis sets the turn-off threshold.

When VCC voltage reaches the V_{CCthON} threshold, the device enters normal operation: if V_{LS} is above UVLO level and the \overline{STBY} pin is high, the \overline{FLT} pin is released and the device sets drivers output according to actual input pins; high-side driver supply state is not monitored, therefore the high-side driver generates driving levels when V_{HS} is above UVLO level.

When VCC voltage goes below the $V_{CCthOFF}$ threshold, both high-side and low-side gate driver outputs are forced low and the \overline{FLT} pin is forced low to signal the state to remote controllers.

The minimum VCC voltage that the STDRIVEG210 requires to be able to force the FLT pin low is V_{VCC-FLT}.

In hard switching applications, during deadtime and load current flowing out from the OUT node, low-side GaN is in reverse conduction mode (as a freewheeling diode) and the OUT pin becomes negative with several volts below GND.

GaN transistors do not have an intrinsic body diode, which have the benefit of 0 nC recovery charge, but have worse reverse conduction characteristics in respect to MOSFETs. This could lead to two drawbacks if not properly addressed:

- higher GaN dissipation during deadtime, that should be minimized.
- deeper static below-GND voltage on OUT node during deadtime; this could bring BOOT lower than the recommended operating range (BOOT-GND min. 5 V), increasing high-side hard turn-on propagation delay.

In soft switching (resonant) topologies, high-side hard turn-on (not zero voltage, not zero current) does not occur and no OUT below-ground is present at high-side durn-on. STDRIVEG210 VCC UVLO thresholds have been minimized and set according to this applicative scenario.

If high side hard switching with not zero current is required, to help ensure BOOT in the recommended operating range, is advisable to slightly increase the minimum VCC supply to better charge and achieve V_{BO} > (low-side GaN reverse conduction drop + 5 V) recommended range.

A higher VCC UVLO could be useful to ensure VCC power supply is at the proper voltage as in STDRIVEG211, but STDRIVEG210 is equally able supporting hard switching by simply using the adequate VCC voltage.

6.4.2 V_{LS} supply structure and relevant UVLO protection

The integrated VCCL regulator reduces the input VCC voltage to a regulated V_{LS} (6 V typ.) to drive the gate with a stable and optimized V_{GS} voltage.

Low-side regulator input is VCC pin; regulator output is VCCL pin, referred to PGND. Low-ESR ceramic capacitors must be connected as close as possible between VCCL and PGND (C_{VCCL} min. 47 nF, X7R, 16 V) to obtain a clean supply voltage. A slightly higher C_{VCCL} could be required to minimize V_{LS} ripple when driving high GaN Q_G .

Under recommended operating conditions, VCCL regulator can provide an average current of 10 mA.

A UVLO on V_{LS} is there to prevent unsafe operations of low-side GaN.

When V_{LS} voltage reaches the V_{LSthON} threshold, the device enables the low-side driver normal operation: if no other protection is active, \overline{FLT} pin is released, and the device sets low-side driver output according to actual input pins and high-side driver output according to actual input pins.

When V_{LS} voltage goes below the $V_{LSthOFF}$ threshold, both high-side and low-side gate driver outputs are forced low and the \overline{FLT} pin is forced low to signal this condition to the remote controllers.

DS14857 - Rev 2 page 16/31



6.4.3 Bootstrap diode

The STDRIVEG210 integrates a bootstrap diode structure connected between VCC and BOOT pins, to supply the high-side floating supply voltage $V_{BOOT-OUT}$ (or shortly V_{BO}). A very low ESR ceramic capacitor (C_{BOOT} to be selected between 47 nF and 3.3 μ F, X7R, 50 V) must be placed as close as possible between the BOOT and OUT pins.

The internal bootstrap structure is synchronous with the low-side to reduce the voltage drop between VCC and V_{BO} to almost zero volts. Its turn-on resistance is reported in the electrical characteristics table as R_{DBOOT} . This integrated structure is characterized by a very low recovery charge and current.

The bootstrap DC characteristics are detailed in Figure 11.




Figure 11. Typical bootstrap diode characteristics

The final voltage drop between VCC and V_{BO} depends on multiple factors like duty cycle, operating frequency, GaN gate charge, GaN leakage, temperature, etc. In case the voltage on V_{BO} is not sufficient for a proper VCCH regulator operation, either increasing the VCC value or using an external bootstrap diode can obtain a correct V_{BO} voltage.

Despite several applications could operate relying only on the internal bootstrap diode, to achieve the device very fast startup time is required to add an external bootstrap diode. To minimize the startup time, also the C_{BOOT} capacitor shall be minimized.

It is recommended to place a resistor $R_{BOOT} \ge 2.2~\Omega$ in series with the above mentioned external bootstrap diode to limit the amount of peak charging current. In cases of high side not-zero-current hard switching applications (as motor control), the external bootstrap diode could be subject to high peak current during dead time and peak recovery current at high side turn-on, leading to strong emissions. Refer to External BOM values selection and placement for further details.

Even if a low R_{BOOT} resistor is allowed, it is know that a low value resistor could increase radiated noise; so it is worth properly selecting the C_{BOOT} capacitor based on applicative requirements. With the same startup time, the smaller C_{BOOT} capacitor the higher R_{BOOT} minimum resistance.

6.4.4 V_{HS} supply structure and relevant UVLO protection

The energy stored in the C_{BOOT} capacitor supplies the input circuitry of the high-side driver.

The integrated fast startup VCCH regulator reduces the input V_{BO} voltage to a regulated V_{HS} (VCCH-OUT = 6 V typ.) to drive the gate with a stable and optimized V_{GS} voltage.

The fast startup features a minimized wake-up time especially during intermittent operation (burst mode).

DS14857 - Rev 2 page 17/31



High-side regulator input is the BOOT pin; regulator output is the VCCH pin, referred to OUT. Low-ESR ceramic capacitor must be connected as close as possible between VCCH and OUT (C_{VCCL} min. 47 nF, X7R, 16 V) to obtain a clean supply voltage. A slightly higher C_{VCCH} could be required to minimize V_{HS} ripple when driving high GaN Q_{G} , but the lower the C_{VCCH} the faster the startup time.

Under recommended operating conditions, VCCH regulator can provide an average current of 10 mA.

Several power conversion applications require an extremely fast high side startup time. During the startup phase, between bursts, it is preferable to being able to drive the high-side GaN even with a low V_{GS} voltage compared to missing turn-on pulses due to longer startup time. This application requirement is achieved using a voltage monitor on V_{BO} and using an external bootstrap diode for a prompt gate driving voltage generation.

The drawback of this approach is the VCCH voltage not monitored (as conversely done in STDRIVEG211, more suitable for motor control applications). When V_{BO} is above V_{BOthON} , the high-side driver accepts turn-on/off commands while turns low OUTH when V_{BO} is below this threshold.

The V_{BO} UVLO status is not signaled on the \overline{FLT} pin and the low-side driver continues to operate according to the inputs and other protections.

6.5 Standby

The STDRIVEG210 is designed to reduce the current consumption of both the logic portion and low-side driver when the STBY pin is pulled to GND. Low-side and high-side output are immediately set low to leave the half-bridge in a three-state, while the FLT pin is forced low, and consumption is reduced if the STBY pin is pulled to GND. The overtemperature is disabled in this operating condition.

Setting the $\overline{\text{STBY}}$ pin high, the device wakes up and operation is restored: the $\overline{\text{FLT}}$ pin is released while driver's outputs are set according to inputs, providing that relevant UVLOs are not active, within t_{WU} .




Figure 12. Standby timings

DS14857 - Rev 2 page 18/31



6.6 Thermal shutdown

The STDRIVEG210 provides a thermal shutdown protection feature.

When, during active mode, the junction temperature reaches the T_{TSD} temperature threshold, the device turns the driver outputs off to leaves the half-bridge in 3-state and signals this condition forcing the FLT pin low. The status of all the input pins is ignored.

When the junction temperature is lower than T_{TSD} - T_{HYS} , the device operation is restored and the \overline{FLT} pin is released.




Figure 13. Thermal shutdown behavior

The overtemperature detection is inactive when the device is operating in standby mode or in VCC UVLO to minimize consumption. On standby mode exit or VCC UVLO exit, overtemperature requires t_{TSD} to protect against overtemperature.




Figure 14. Thermal shutdown vs. standby

page 19/31 Downloaded from Arrow.com.



PCB, BOM, and layout recommendations

7.1 PCB suggestions

This section lists some tips to facilitate the PCB routing of the STDRIVEG210.

7.1.1 External BOM values selection and placement

A list of recommended value ranges for some key components are reported.

The bulk capacitors required for VCC, VCCL, VCCH, and BOOT must be placed as close as possible to relevant pins and relevant references. Such capacitors must be low ESR/ESL ceramic components having rated voltages that are almost twice the maximum operating voltages to overcome the well-known value modulation versus bias voltage.

The external bootstrap diode is not mandatory but required to achieve the fast startup time. When adopting the external bootstrap diode, a series resistor with a value of $\geq 2.2~\Omega$ (10 Ω in case of large C_{BOOT}) is recommended to minimize the bootstrap diode peak current, EMI generation and supply rail spike generation. When adopting the external bootstrap diode, the C_{BOOT} capacitor must be placed on the PCB in such a way that the negative terminal is put as close as possible to the OUT pin: this arrangement ensures that the charging current flows in the shortest track possible.

Turn-on resistors (RONx) need to be placed close to the IC to minimize the length of the track connected to the RONx pin.

Symbol	Function	Value (range)	Technology	Min. rating
C _{VCC}	VCC large bulk capacitor (it is normally used as bulk capacitor of controller too)	2.2 to 10 μF	EL-Cap (or X7R)	25 V
	VCC bypass capacitor	100 nF	X7R	50 V
C _{BOOT}	BOOT to OUT bypass capacitor	C _{VCCH} to 3300 nF	X7R	50 V
C _{VCCL}	VCCL to PGND bypass capacitor	47 nF to 220 nF	X7R	16 V
C _{VCCH}	VCCH to OUT bypass capacitor	47 nF to 220 nF	X7R	16 V
R _{BOOT}	Current limiting resistor of external D _{BOOT}	≥ 2.2 Ω	-	-
D _{BOOT}	External Bootstrap diode	STTH1R06, STTH1R02, BAT41 or equivalent	Turbofast, ultrafast, Schottky	-

Table 7. External BOM summary

To speed-up start-up time, the user shall minimize C_{BOOT} and C_{VCCH} . Most power conversion applications are optimized using $C_{BOOT} = C_{VCCx} = 47$ nF.

A larger C_{BOOT} capacitor could be required in specific applications if a very long high side on-time is required but it will increase start-up time.

PGND must be connected to the low-side GaN (Kelvin if available) source, which creates the path to GND through the optional current shunt resistor. So, PGND shall not be directly connected to GND to avoid shorting the Kelvin connection and reducing its benefits.

OUT must be connected to the high-side GaN (Kelvin if available) source. GaN main source and Kelvin source shall not be shorted together externally to best exploit the Kelvin benefits.

VCCL and VCCH are the output access to the internal voltage regulator: forcing these pins to external voltage regulators may result in unrecoverable damage of the IC.

7.1.2 Gate resistors

The most critical layout part in a GaN design is the gate driving loop: parasitic inductance must be minimized. The path between OUTx \rightarrow R_{GATE} resistor \rightarrow GaN gate \rightarrow GaN (Kelvin) source \rightarrow PGND/OUT must be minimized. Using 0603 or smaller SMD resistors is recommended also as creating a small copper plane connected to PGND/OUT under the gate routing path to minimize loop inductance.

Turn-on gate resistors must be placed as close as possible to VCCH, RONH and VCCL, RONL pins.

DS14857 - Rev 2 page 20/31



7.1.3 **Noise reduction**

To minimize the noise generation during normal operation of typical applications, a few simple steps can be

- 1. Connect signal GND to current shunt cold pole (or low-side source if shunt is not present) with a single star point. Signal ground consists of controller GND and signal GND of the STDRIVEG210.
- 2. If a shunt resistor is necessary, this component should have very small ELS and be placed as close as possible to the low-side source and the STDRIVEG210. A cheap alternative to a low ESL resistor consists of the parallel of multiple smaller resistors (for example, 3x 0603 SMD resistors have similar ESL of a 1020 package shunt resistor and is much lower than a 2010 standard package). On motor control applications, with low dV/dt and dI/dt, the requirement can be relaxed, but small SMD shunt resistors are still recommended to minimize ESL to remain in the recommended operating conditions range.
- 3. In the case of motor control (low dV/dt) applications requiring slowing down hard off dV/dt, a capacitor in parallel to GaN gate could be required. Place the capacitor as close as possible to the GaN pins. If ringing is observed, a resistor in series to these capacitors helps dumping ringing.
- 4. The OUT pin could be high frequency switching: it is preferable to be routed very closely to the load (in case of transformer or inductor) minimizing the overlap with any other nets. This avoids undesired parasitic capacitance and noise generation.
- 5. Components connected to BOOT, VCCH, RONH, and OUTH floats together with the OUT node. They must be placed as close as possible to the listed pins minimizing the overlap with other nets.
- 6. Keep current loops as small as possible. A high voltage ceramic capacitor connected between high voltage bus and power ground and placed as close as possible to GaN devices facilitates the reduction of such loops. In multiphase applications, a ceramic capacitor is recommended for each half-bridge. In high dV/dt hard switching applications, the high voltage ceramic capacitor ground return should be routed preferably just under, or at least beside, the low-side and high-side GaN to minimize loop inductance, ringing, and noise generation. The use of the first inner layer just under the GaN pads is the most effective. Proper dielectric thickness must be selected for the insulation between the two layers. A core foil, instead of prepreg, between the two layers is often used to ensure a more constant thickness in the PCB production process.

DS14857 - Rev 2 page 21/31



8 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package information

Table 8. QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package dimensions

Symbol		Dimensions [mm]	
Symbol	Min.	Тур.	Max
A	0.927	0.977	1.047
A1	0.0	-	0.05
A2	-	0.850	-
A3	0.03	0.13	0.23
b	0.20	0.25	0.30
D		4 BSC	
е		0.50 BSC	
E		5 BSC	
L	0.30	0.40	0.50
		TOLERANCE	
ccc		0.08	

Note: Package outline exclusive of metal burr dimensions.

Note: Co-planarity applies to leads, corner leads and die attach pad.

DS14857 - Rev 2 page 22/31



A D В Α -[U] INDEX AREA E TOP VIEW // 0.10 C A2-18X _____ccc C SIDE VIEW 1.125Ref. 0.250Ref. _ е b

Figure 15. QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package outline

BOTTOM VIEW

18x + 0.10@ C A B



8.2 Suggested footprint

The STDRIVEG210 footprint for the PCB layout is usually defined based on several design factors such as assembly plant technology capabilities and board component density. For easy device usage and evaluation, STMicroelectronics provides the following footprint design, which is suitable for the largest variety of PCBs.

The following footprint indicates the copper area that should be free from the solder mask, while the copper area could extend beyond the indicated areas for device pins, especially GND, PGND, and OUT pins, which is beneficial for thermal and stray inductance minimization purposes.

A copper area connected to GND pins aids thermal dissipation, is useful to shield the input signal, and creates a low inductance, good return path for supplying capacitor currents.

A copper area connected to PGND and OUT pins running below the related components can minimize gate loop inductance for optimal gate driving and improves the return path for supply capacitor currents.




Figure 16. QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, suggested footprint

DS14857 - Rev 2 page 24/31



9 Ordering information

Table 9. Order code

Order Code	Package	Package marking	Packing
STDRIVEG210Q	QFN 4x5x1 mm	DRVG210	Tray
STDRIVEG210QTR	QFN 4x5x1 mm	DRVG210	Tape and Reel

DS14857 - Rev 2 page 25/31



Revision history

Table 10. Document revision history

Date	Version	Changes
15-Jan-2025	1	Initial release.
05-Feb-2025	2	Table 5 removed Note 1 for I _{LK} parameter.

DS14857 - Rev 2 page 26/31



Contents

1	Bloc	k diagr	am	2			
2		Typical application schematic					
3	Pin description						
4	Device ratings						
	4.1	•					
	4.2						
	4.3						
5	Electrical characteristics						
	5.1						
	5.2		al characteristics				
6	Dev		cription				
	6.1		structure				
		6.1.1	Logic section				
		6.1.2	Low-side driver				
		6.1.3	High-side driver	14			
	6.2	Truth table and control inputs					
	6.3	Gate driving outputs and gate resistors					
	6.4	Supply	y rails, LDOs, UVLO protections, and bootstrap diode	15			
		6.4.1	VCC supply structure and relevant UVLO protection	16			
		6.4.2	V _{LS} supply structure and relevant UVLO protection	16			
		6.4.3	Bootstrap diode	17			
		6.4.4	V _{HS} supply structure and relevant UVLO protection	17			
	6.5	Standby					
	6.6	Therm	nal shutdown	19			
7	PCB, BOM, and layout recommendations						
	7.1	PCB s	suggestions	20			
		7.1.1	External BOM values selection and placement	20			
		7.1.2	Gate resistors	20			
		7.1.3	Noise reduction	21			
8	Pac	kage inf	formation	22			
	8.1	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package information					
	8.2	Suggested footprint					
9	Ord	ering in	formation	25			
Re	vision	history	,	26			





Contents

List of tables	29
List of figures	30







List of tables

Table 1.	STDRIVEG210 pin list	4
Table 2.	Absolute maximum ratings	6
Table 3.	Recommended operating conditions	7
Table 4.	Thermal data	7
Table 5.	Electrical characteristics	8
	Truth table 1	
Table 7.	External BOM summary	20
Table 8.	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package dimensions	22
	Order code	
Table 10.	Document revision history	26





List of figures

Figure 1.	STDRIVEG210 block diagram	. 2
Figure 2.	Typical application schematic	. 3
Figure 3.	STDRIVEG210 pin connection	. 4
Figure 4.	Timing definitions	11
Figure 5.	I _{SVCC} vs frequency (high range)	12
Figure 6.	I _{SVCC} vs frequency (low range)	12
Figure 7.	I _{SBO} vs frequency (high range)	12
Figure 8.	I _{SBO} vs frequency (low range)	12
Figure 9.	STDRIVEG210 simplified block diagram	13
Figure 10.	Gate driver output and gate resistor tuning for differentiated turn-on/off	15
Figure 11.	Typical bootstrap diode characteristics	17
Figure 12.	Standby timings	18
Figure 13.	Thermal shutdown behavior	19
Figure 14.	Thermal shutdown vs. standby	19
Figure 15.	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package outline	23
Figure 16.	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, suggested footprint	24



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS14857 - Rev 2 page 31/31