www.ti.com

SLLS708A - JANUARY 2006-REVISED SEPTEMBER 2009

3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

Check for Samples: MAX3222E

FEATURES

- ESD Protection for RS-232 Bus Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC61000-4-2, Contact Discharge
 - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- · Operates up to 500 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbit/s) for SNx5C3222E


APPLICATIONS


- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

DESCRIPTION/ORDERING INFORMATION

The MAX3222E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at typical data signaling rates up to 500 kbit/s and a maximum of 30-V/µs driver output slew rate.





NC - No internal connection

The MAX3222E can be placed in the power-down mode by setting the power-down ($\overline{PWRDOWN}$) input low, which draws only 1 µA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to V_{CC} , and V_{-} is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable (\overline{EN}) high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACKAGE (1) (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	MAX3222ECDW	MAX3222EC
	SOIC - DVV	Reel of 2000	MAX3222ECDWR	WAXSZZZEC
0°C to 70°C	SSOP – DB	Tube of 70	MAX3222ECDB	MP222EC
0.0 10 10.0	330P - DB	Reel of 2000	MAX3222ECDBR	WIP222EC
	TSSOP – PW	Tube of 70	MAX3222ECPW	MP222EC
		Reel of 2000	MAX3222ECPWR	WIP222EC
	SOIC - DW	Tube of 25	MAX3222EIDW	MAX3222EI
		Reel of 2000	MAX3222EIDWR	IVIAA3222EI
–40°C to 85°C	SSOP – DB	Tube of 70	MAX3222EIDB	MP222EI
-40°C to 85°C	330P - DB	Reel of 2000	MAX3222EIDBR	WIP222EI
	TSSOP – PW	Tube of 70	MAX3222EIPW	MP222EI
	Reel of 2000		MAX3222EIPWR	WIP222EI

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Table 1. FUNCTION TABLES

EACH DRIVER(1)

IN	IPUTS	OUTPUT
DIN	PWRDOWN	DOUT
X	L	Z
L	Н	Н
Н	Н	L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Table 2. EACH RECEIVER⁽¹⁾


INP	JTS	OUTPUT
RIN	EN	ROUT
L	L	Н
Н	L	L
X	Н	Z
Open	L	Н

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off),

Open = input disconnected or connected driver off



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers are for the DB, DW, and PW packages.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		·	MIN	MAX	UNIT
V _{CC}	Supply voltage range (2)		-0.3	6	V
V+	Positive-output supply voltage range (2)		-0.3	7	V
V-	Negative-output supply voltage range (2)		0.3	-7	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V
VI	Input voltage range	Driver (EN, PWRDOWN)	-0.3	6	.,
		Receiver	-25	25	V
	Output voltage range	Driver	-13.2	13.2	V
Vo		Receiver	-0.3	V _{CC} + 0.3	V
		DB package		70	
θ_{JA}	Package thermal impedance ⁽³⁾ (4)	DW package		58	°C/W
		PW package		83	
T_J	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltages are with respect to network GND.

⁽³⁾ Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



RECOMMENDED OPERATING CONDITIONS(1)

See Figure 5

				MIN	NOM	MAX	UNIT
	Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	V
			V _{CC} = 5 V	4.5	5	5.5	V
V _{IH}	Driver and control high-level input voltage	DIN, EN, PWRDOWN	$V_{CC} = 3.3 \text{ V}$	2			V
	Driver and control high-level input voltage	DIN, EN, PWRDOWN	$V_{CC} = 5 V$	2.4			V
V_{IL}	Driver and control low-level input voltage	DIN, EN, PWRDOWN				0.8	V
V_{I}	Driver and control input voltage	DIN, EN, PWRDOWN		0		5.5	V
V_{I}	Receiver input voltage		-25		25	V	
т	Operating free-air temperature		MAX3222EC	0		70	°C
T _A			MAX3222EI	-40		85	

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN TY	(2) MAX	UNIT
I	Input leakage current (EN, PWRDOWN)		±(0.01 ±1	μΑ
	Supply current	No load, PWRDOWN at V _{CC}		0.3 1	mA
ICC	Supply current (powered off)	No load, PWRDOWN at GND		1 10	μΑ

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Submit Documentation Feedback

Copyright © 2006–2009, Texas Instruments Incorporated

www.ti.com

DRIVER SECTION

Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = V _{CC}	-5	-5.4		V
I _{IH}	High-level input current	$V_I = V_{CC}$			±0.01	±1	μΑ
I _{IL}	Low-level input current	V _I at GND			±0.01	±1	μΑ
I _{OS}	Short-circuit output current ⁽³⁾	V _{CC} = 3.6 V	V _O = 0 V		±35	±60	mA
ios	Short-circuit output current	V _{CC} = 5.5 V	v0 = 0 v		±33	±00	ША
r _o	Output resistance	V_{CC} , V+, and V- = 0 V,	$V_O = \pm 2 V$	300	10M		Ω
	Output leakage current	DWBDOWN - CND	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ $V_{O} = \pm 12 \text{ V}$			±25	
l _{OZ}		Output leakage current PWRDOWN = GND	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $V_{O} = \pm 10 \text{ V}$			±25	μA

- Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER TEST CONDITIONS			MIN	TYP (2)	MAX	UNIT
	Maximum data rate	C _L = 1000 pF, One DOUT switching,	$R_L = 3 \text{ k}\Omega,$ See Figure 1	250	500		kbit/s
t _{sk(p)}	Pulse skew ⁽³⁾	$C_L = 150 \text{ pF to } 2500 \text{ pF},$ See Figure 2	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$		300		ns
	Slew rate,	$R_1 = 3 k\Omega$ to $7 k\Omega$,	C _L = 150 pF to 1000 pF	6		30	
SR(tr)	transition region (see Figure 1)	$V_{CC} = 3.3 \text{ V}$	C _L = 150 pF to 2500 pF	4		30	V/µs

- Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH} t_{PHL}|$ of each channel of the same device.

ESD Protection

		TYP	UNIT
	Human-Body Model (HBM)	±15	
Driver outputs (DOUTx)	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	

Copyright © 2006-2009, Texas Instruments Incorporated



RECEIVER SECTION

Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V _{CC} - 0.6	V _{CC} - 0.1		V
V_{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V	+ Positive-going input threshold voltage	V _{CC} = 3.3 V		1.5	2.4	V
V _{IT+}		$V_{CC} = 5 V$		1.8	2.4	V
V	No gotive going input throughold veltage	$V_{CC} = 3.3 \text{ V}$	0.6	1.2		V
V _{IT}	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.5		V
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.3		V
l _{OZ}	Output leakage current	EN = 1		±0.05	±10	μΑ
r _i	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 3	300	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 3	300	ns
t _{en}	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	200	ns
t _{dis}	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 3	300	ns


Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH}-t_{PHL}|$ of each channel of the same device.

ESD Protection

		TYP	UNIT
	Human-Body Model (HBM)	±15	
Receiver inputs (RINx)	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	




PARAMETER MEASUREMENT INFORMATION




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 1. Driver Slew Rate



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 3. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION (continued)




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Z_O = 50 Ω , 50% duty cycle, $t_r \le$ 10 ns, $t_f \le$ 10 ns.

Figure 4. Receiver Enable and Disable Times



APPLICATION INFORMATION



 † C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

- B. NC No internal connection
- C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, and C4			
3.3 V \pm 0.3 V	0.1 μ F	0.1 μ F			
5 V ± 0.5 V	0.047 μ F	0.33 μF			
3 V to 5.5 V	0.1 μ F	0.47 μ F			

Figure 5. Typical Operating Circuit and Capacitor Values

Copyright © 2006–2009, Texas Instruments Incorporated

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3222ECDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP222EC	Samples
MAX3222ECDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP222EC	Samples
MAX3222ECDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222EC	Samples
MAX3222ECDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222EC	Samples
MAX3222ECPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP222EC	Samples
MAX3222ECPWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP222EC	Samples
MAX3222ECPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP222EC	Samples
MAX3222EIDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP222EI	Samples
MAX3222EIDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP222EI	Samples
MAX3222EIDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3222EI	Samples
MAX3222EIDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3222EI	Samples
MAX3222EIPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP222EI	Samples
MAX3222EIPWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP222EI	Samples
MAX3222EIPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP222EI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM



10-Dec-2020

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3222ECDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3222ECDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3222ECPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MAX3222EIDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3222EIDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3222EIPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3222ECDBR	SSOP	DB	20	2000	853.0	449.0	35.0
MAX3222ECDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3222ECPWR	TSSOP	PW	20	2000	853.0	449.0	35.0
MAX3222EIDBR	SSOP	DB	20	2000	853.0	449.0	35.0
MAX3222EIDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3222EIPWR	TSSOP	PW	20	2000	853.0	449.0	35.0



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated