MOSFET – N-Channel, POWERTRENCH®
100 V, 80 A, 6.4 mΩ

FDWS86068-F085

V_{DSS}	I_D MAX	$R_{DS(on)}$ MAX
100 V	80 A	6.4 mΩ

Features
- Typ $R_{DS(on)}$ = 5.2 mΩ at V_{GS} = 10 V, I_D = 80 A
- Typ $Q_{g(tot)}$ = 31 nC at V_{GS} = 10 V, I_D = 80 A
- UIS Capability
- Qualified to AEC Q101
- Wettable flanks for automatic optical inspection (AOI)
- These Devices are Pb−Free and are RoHS Compliant

Applications
- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Electronic Steering

ELECTRICAL CONNECTION



N−Channel MOSFET



DFNW8
CASE 507AU

MOSFET MAXIMUM RATINGS (T_A = 25°C, Unless otherwise specified)

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain to Source Voltage	100	V
V_{GS}	Gate to Source Voltage	±20	V
I_D	Drain Current (T_C = 25°C) Continuous (V_{GS} = 10 V) (Note 1) Pulsed	 80 (see Fig. 4)	A
E_{AS}	Single Pulse Avalanche Energy (Note 2)	45	mJ
P_D	Power Dissipation Derate above 25°C	214 1.43	W W/°C
T_J, T_{STG}	Operating and Storage Temperature	−55 to +150	°C
$R_{\theta JC}$	Thermal Resistance (Junction to case)	0.7	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance (Junction to Ambient) (Note 3)	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Current is limited by wirebond configuration.
2. Starting T_J = 25°C, L = 100 μH, I_{AS} = 30 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0 V during time in avalanche.
3. $R_{\theta JA}$ is the sum of the junction−to−case and case−to−ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in2 pad of 2oz copper.

MARKING DIAGRAM

A = Assembly Location
Y = Year
WW = Work Week
WL = Assembly Lot
FDWS86068 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping†
FDWS86068−F085	DFNW8 (Power 56) (Pb−Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
B_{VDSS}	Drain to Source Breakdown Voltage	I_D = 250 μA, V_{GS} = 0 V	100	–	–	V
I_{DSS}	Drain to Source Leakage Current	V_{DS} = 100 V, V_{GS} = 0 V (T_J = 25°C) (T_J = 175°C) (Note 4)	 – –	 – –	 1 1	 μA mA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±20 V	–	–	±100	nA
ON CHARACTERISTICS						
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 250 μA	2	3	4	V
$R_{DS(on)}$	Drain to Source On Resistance	V_{GS} = 10 V, I_D = 80 A (T_J = 25°C) (T_J = 175°C) (Note 4)	 – –	 5.2 11.4	 6.4 14	 mΩ
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 50 V, V_{GS} = 0 V, f = 1 MHZ	–	2220	–	pF
C_{oss}	Output Capacitance		–	1350	–	pF
C_{rss}	Reverse Transfer Capacitance		–	19	–	pF
R_g	Gate Resistance	V_{GS} = 0.5 V, f = 1 MHz	–	0.3	–	Ω
$Q_{g(tot)}$	Total Gate Charge	V_{GS} = 0 to 10 V, V_{DD} = 50 V, I_D = 80 A	–	31	43	nC
$Q_{g(th)}$	Threshold Gate Charge	V_{GS} = 0 to 2 V, V_{DD} = 50 V, I_D = 80 A	–	4	–	nC
Q_{gs}	Gate to Source Gate Charge	V_{DD} = 50 V, I_D = 80 A	–	12	–	nC
Q_{gd}	Gate to Drain “Miller” Charge		–	7	–	nC
SWITCHING CHARACTERISTICS						
t_{on}	Turn-On Time	V_{DD} = 50 V, I_D = 80 A, V_{GS} = 10 V, R_{GEN} = 6 Ω	–	–	30	ns
$t_{d(on)}$	Turn-On Delay Time		–	15	–	ns
t_r	Turn-On Rise Time		–	6	–	ns
$t_{d(off)}$	Turn-Off Delay Time		–	24	–	ns
t_f	Turn-Off Fall Time		–	7	–	ns
t_{off}	Turn-Off Time		–	–	48	ns
DRAIN-SOURCE DIODE CHARACTERISTICS						
V_{SD}	Source to Drain Diode Forward Voltage	I_{SD} = 80 A, V_{GS} = 0 V	–	0.95	1.3	V
		I_{SD} = 40 A, V_{GS} = 0 V	–	0.87	1.2	V
T_{rr}	Reverse Recovery Time	I_F = 80 A, dI_{SD}/dt = 100 A/μs	–	61	80	ns
Q_{rr}	Reverse Recovery Charge		–	56	84	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)



Figure 1. Normalized Power Dissipation vs. Case Temperature



Figure 2. Maximum Continuous Drain Current vs. Case Temperature



Figure 3. Normalized Maximum Transient Thermal Impedance



Figure 4. Peak Current Capability



Figure 5. Forward Bias Safe Operating Area



(Note: Refer to **onsemi** Applications Notes AN7514 and AN7515)

Figure 6. Unclamped Inductive Switching Capability

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)



Figure 7. Transfer Characteristic



Figure 8. Forward Diode Characteristics



Figure 9.



Figure 10. Peak Current Capability



Figure 11. R_{DSON} vs. Gate Voltage



Figure 12. Normalized R_{DSON} vs. Junction Temperature

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)



Figure 13. Normalized Gate Threshold Voltage vs. Temperature



Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature



Figure 15. Capacitance vs. Drain to Source Voltage



Figure 16. Gate Charge vs. Gate to Source Voltage



DFNW8 5.2x6.3, 1.27P
CASE 507AU
ISSUE B

DATE 18 OCT 2022







LAND PATTERN
RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	-	-	0.05
A2	0.65	0.75	0.85
A3	0.30 REF		
b	0.47	0.52	0.57
b1	0.13	0.18	0.23
b2	(0.54)		
D	5.00	5.10	5.20
D1	4.80	4.90	5.00
D2	3.72	3.82	3.92
E	6.20	6.30	6.40
E1	5.70	5.80	5.90
E2	3.38	3.48	3.58
E3	0.30 REF		
E4	0.45 REF		
e	1.27 BSC		
e/2	0.635BSC		
k	1.30	1.40	1.50
L	0.64	0.74	0.84
z	0.24	0.29	0.34
z1	(0.28)		
Θ	0°	---	12°

GENERIC
MARKING DIAGRAM*

XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	**98AON98867G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.	
DESCRIPTION:	**DFNW8 5.2x6.3, 1.27P**		**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

◊