

TUSB2046x 4-Port Hub for the Universal Serial Bus With Optional Serial EEPROM Interface

1 Features

- Fully Compliant With the USB Specification as a Full-Speed Hub: TID #30220231
- 32-Pin LQFP ⁽¹⁾ Package With a 0.8-mm Terminal Pitch or QFN Package With a 0.5-mm Pin Pitch
- 3.3-V Low-Power ASIC Logic
- Integrated USB Transceivers
- State Machine Implementation Requires No Firmware Programming
- One Upstream Port and Four Downstream Ports
- All Downstream Ports Support Full-Speed and Low-Speed Operations
- Two Power Source Modes
 - Self-Powered Mode
 - Bus-Powered Mode
- Power Switching and Overcurrent Reporting Is Provided Ganged or Per Port
- Supports Suspend and Resume Operations
- Supports Programmable Vendor ID and Product ID With External Serial EEPROM
- 3-State EEPROM Interface Allows EEPROM Sharing
- Push-Pull Outputs for PWRON Eliminate the Need for External Pullup Resistors
- Noise Filtering on OVRCUR Provides Immunity to Voltage Spikes
- Package Pinout Allows 2-Layer PCB
- Low EMI Emission Achieved by a 6-MHz Crystal Input
- Migrated From Proven TUSB2040 Hub
- Lower Cost Than the TUSB2040 Hub
- Enhanced System ESD Performance
- No Special Driver Requirements; Works Seamlessly With Any Operating System With USB Stack Support
- Supports 6-MHz Operation Through a Crystal Input or a 48-MHz Input Clock

(1) JEDEC descriptor S-PQFP-G for low-profile quad flatpack (LQFP).

2 Applications

- Computer Systems
- Docking Stations

3 Description

The TUSB2046x is a 3.3-V CMOS hub device that provides one upstream port and four downstream ports in compliance with the Universal Serial Bus (USB) specification as a full-speed hub. Because this device is implemented with a digital state machine instead of a microcontroller, no firmware programming is required. Fully compliant USB transceivers are integrated into the ASIC for all upstream and downstream ports. The downstream ports support full-speed and low-speed devices by automatically setting the slew rate according to the speed of the device attached to the ports. The configuration of the BUSPWR pin selects either the bus-powered or the self-powered mode.


Configuring the GANGED input determines the power switching and overcurrent detection modes for the downstream ports. If GANGED is high, all PWRON outputs switch together and if any OVRCUR is activated, all ports transition to the power-off state. If GANGED is low, the PWRON outputs and OVRCUR inputs operate on a per-port basis.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB2046B	VQFN (32)	5.00 mm × 5.00 mm
TUSB2046BI	LQFP (32)	7.00 mm × 7.00 mm
TUSB2046I		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

USB-Tiered Configuration Example



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	8.3 Feature Description	10
2 Applications	1	8.4 Device Functional Modes	12
3 Description	1	8.5 Programming	13
4 Revision History	2	9 Application and Implementation	15
5 Description (Continued)	3	9.1 Application Information	15
6 Pin Configuration and Functions	4	9.2 Typical Application	15
7 Specifications	6	10 Power Supply Recommendations	17
7.1 Absolute Maximum Ratings	6	10.1 TUSB2046x Power Supply	17
7.2 ESD Ratings	6	10.2 Downstream Port Power	17
7.3 Recommended Operating Conditions	6	11 Layout	18
7.4 Thermal Information	7	11.1 Layout Guidelines	18
7.5 Electrical Characteristics	7	11.2 Layout Example	19
7.6 Differential Driver Switching Characteristics (Full Speed Mode)	7	12 Device and Documentation Support	20
7.7 Differential Driver Switching Characteristics (Low Speed Mode)	8	12.1 Related Links	20
7.8 Typical Characteristics	9	12.2 Community Resources	20
8 Detailed Description	9	12.3 Trademarks	20
8.1 Overview	9	12.4 Electrostatic Discharge Caution	20
8.2 Functional Block Diagram	10	12.5 Glossary	20
		13 Mechanical, Packaging, and Orderable Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision K (January 2016) to Revision L	Page
• Added device TUSB2046IB to the data sheet	1
Changes from Revision J (July 2015) to Revision K	Page
• Changed the VQFN package Body Size From: 5.00 mm x 2.00 mm To: 5.00 mm x 5.00 mm	1
Changes from Revision I (September 2013) to Revision J	Page
• Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1

5 Description (Continued)

The TUSB2046x provides the flexibility of using a 6-MHz or a 48-MHz clock. The logic level of the TSTMODE terminal controls the selection of the clock source. When TSTMODE is low, the output of the internal APLL circuitry is selected to drive the internal core of the device. When TSTMODE is high, the TSTPLL/48MCLK input is selected as the input clock source and the APLL circuitry is powered down and bypassed. The internal oscillator cell is also powered down while TSTMODE is high. Low EMI emission is achieved because the TUSB2046x can use a 6-MHz crystal input. Connect the crystal as shown in [Figure 6](#). An internal PLL then generates the 48-MHz clock used to sample data from the upstream port and to synchronize the 12 MHz used for the USB clock. If low-power suspend and resume are desired, a passive crystal or resonator must be used. However, a 6-MHz oscillator may be used by connecting the output to the XTAL1 pin and leaving the XTAL2 pin open. The oscillator TTL output must not exceed 3.6 V.

For 48-MHz operation, the clock cannot be generated with a crystal using the XTAL2 output because the internal oscillator cell supports only the fundamental frequency. Other useful features of the TUSB2046x include a package with a 0.8-mm pin pitch for easy PCB routing and assembly, push-pull outputs for the PWRON pins eliminate the need for pullup resistors required by traditional open-collector I/Os, and OVRCUR pins have noise filtering for increased immunity to voltage spikes.

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BUSPWR	8	I	Power source indicator. BUSPWR is an active-high input that indicates whether the downstream ports source their power from the USB cable or a local power supply. For the bus-power mode, this terminal must be pulled to 3.3 V, and for the self-powered mode, this terminal must be pulled low. Input must not change dynamically during operation.
DM0	2	I/O	Root port USB differential data minus. DM0 paired with DP0 constitutes the upstream USB port.
DM1	11		
DM2	15		
DM3	19		
DM4	23	I/O	USB differential data minus. DM1–DM4 paired with DP1–DP4 support up to four downstream USB ports.
DP0	1		
DP1	12		
DP2	16		
DP3	20	I/O	USB differential data plus. DP1–DP4 paired with DM1–DM4 support up to four downstream USB ports.
DP4	24		
EECLK	5	O	EEPROM serial clock. When $\overline{\text{EXTMEM}}$ is high, the EEPROM interface is disabled. The EECLK terminal is disabled and must be left floating (unconnected). When $\overline{\text{EXTMEM}}$ is low, EECLK acts as a 3-state serial clock output to the EEPROM with a 100- μ A internal pulldown.
EEDATA/GANGED	6	I/O	EEPROM serial data/power-management mode indicator. When $\overline{\text{EXTMEM}}$ is high, EEDATA/GANGED selects between ganged or per-port power overcurrent detection for the downstream ports. When $\overline{\text{EXTMEM}}$ is low, EEDATA/GANGED acts as a serial data I/O for the EEPROM and is internally pulled down with a 100- μ A pulldown. This standard TTL input must not change dynamically during operation.
$\overline{\text{EXTMEM}}$	26	I	When $\overline{\text{EXTMEM}}$ is high, the serial EEPROM interface of the device is disabled. When $\overline{\text{EXTMEM}}$ is low, terminals 5 and 6 are configured as the clock and data terminals of the serial EEPROM interface, respectively.
GND	7, 28		GND terminals must be tied to ground for proper operation.

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
$\overline{\text{OVR}}\text{CUR1}$	10	I	Overcurrent input. $\overline{\text{OVR}}\text{CUR1}$ – $\overline{\text{OVR}}\text{CUR4}$ are active low. For per-port overcurrent detection, one overcurrent input is available for each of the four downstream ports. In the ganged mode, any $\overline{\text{OVR}}\text{CUR}$ input may be used and all $\overline{\text{OVR}}\text{CUR}$ terminals must be tied together. $\overline{\text{OVR}}\text{CUR}$ terminals are active low inputs with noise filtering logic.
$\overline{\text{OVR}}\text{CUR2}$	14		
$\overline{\text{OVR}}\text{CUR3}$	18		
$\overline{\text{OVR}}\text{CUR4}$	22		
$\overline{\text{PWR}}\text{ON1}$	9	O	Power-on/-off control signals. $\overline{\text{PWR}}\text{ON1}$ – $\overline{\text{PWR}}\text{ON4}$ are active low, push-pull outputs. Push-pull outputs eliminate the pullup resistors which open-drain outputs require. However, the external power switches that connect to these terminals must be able to operate with 3.3-V inputs because these outputs cannot drive 5-V signals.
$\overline{\text{PWR}}\text{ON2}$	13		
$\overline{\text{PWR}}\text{ON3}$	17		
$\overline{\text{PWR}}\text{ON4}$	21		
$\overline{\text{RESET}}$	4	I	$\overline{\text{RESET}}$ is an active low TTL input with hysteresis and must be asserted at power up. When $\overline{\text{RESET}}$ is asserted, all logic is initialized. Generally, a reset with a pulse width between 100 μs and 1 ms is recommended after 3.3-V V_{CC} reaches its 90%. Clock signal has to be active during the last 60 μs of the reset window.
SUSPND	32	O	Suspend status. SUSPND is an active high output available for external logic power-down operations. During the suspend mode, SUSPND is high. SUSPND is low for normal operation.
TSTMODE	31	I	Test/mode terminal. TSTMODE is used as a test terminal during production testing. This terminal must be tied to ground or 3.3-V V_{CC} for normal 6-MHz or 48-MHz operation, respectively.
TSTPLL/ 48MCLK	27	I/O	Test/48-MHz clock input. TSTPLL/48MCLK is used as a test terminal during production testing. This terminal must be tied to ground for normal 6-MHz operation. If 48-MHz input clock is desired, a 48-MHz clock source (no crystal) can be connected to this input terminal.
V_{CC}	3, 25		3.3-V supply voltage
XTAL1	30	I	Crystal 1. XTAL1 is a 6-MHz crystal input with 50% duty cycle. An internal PLL generates the 48-MHz and 12-MHz clocks used internally by the ASIC logic.
XTAL2	29	O	Crystal 2. XTAL2 is a 6-MHz crystal output. This terminal must be left open when using an oscillator.

7 Specifications

7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		−0.5	3.6	V
V _I	Input voltage range		−0.5	V _{CC} + 0.5	V
V _O	Output voltage range		−0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0 V or V _I < V _{CC}	±20		mA
I _{OK}	Output clamp current	V _O < 0 V or V _O < V _{CC}	±20		mA
T _A	Operating free-air temperature	TUSB2046B	0	70	°C
		TUSB2046BI, TUSB2046I	−40	85	
T _{stg}	Storage temperature range		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage levels are with respect to GND.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

PARAMETER		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	TUSB2046B		3	V
		TUSB2046BI, TUSB2046I		3.3	
V _I	Input voltage, TTL/LVCMOS	0		V _{CC}	V
V _O	Output voltage, TTL/LVCMOS	0		V _{CC}	V
V _{IH(REC)}	High-level input voltage, signal-ended receiver	2		V _{CC}	V
V _{IL(REC)}	Low-level input voltage, signal-ended receiver			0.8	V
V _{IH(TTL)}	High-level input voltage, TTL/LVCMOS	2		V _{CC}	V
V _{IL(TTL)}	Low-level input voltage, TTL/LVCMOS	0		0.8	V
T _A	Operating free-air temperature	TUSB2046B		0	°C
		TUSB2046BI, TUSB2046I		−40	
R _(DRV)	External series, differential driver resistor	22 (−5%)		22 (5%)	Ω
f _(OPRH)	Operating (dc differential driver) high speed mode			12	Mb/s
f _(OPRL)	Operating (dc differential driver) low speed mode			1.5	Mb/s
V _{ICR}	Common mode, input range, differential receiver	0.8		2.5	V
t _t	Input transition times, TTL/LVCMOS	0		25	ns
T _J	Junction temperature range	−40		115	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TUSB2046x	UNIT
		RHB (VQFN)	
		32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	35.7	°C/W
R _{θJCTop}	Junction-to-case (top) thermal resistance	28.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	9.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	9.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage	TTL/LVCMOS	I _{OH} = –4 mA	V _{CC} – 0.5	V
		USB data lines	R _(DRV) = 15 kΩ to GND	2.8	
			I _{OH} = –12 mA (without R _(DRV))	V _{CC} – 0.5	
V _{OL}	Low-level output voltage	TTL/LVCMOS	I _{OL} = 4 mA	0.5	V
		USB data lines	R _(DRV) = 1.5 kΩ to 3.6 V	0.3	
			I _{OL} = 12 mA (without R _(DRV))	0.5	
V _{IT+}	Positive input threshold	TTL/LVCMOS		1.8	V
		Single-ended	0.8 V ≤ V _{ICR} ≤ 2.5 V	1.8	
V _{IT–}	Negative-input threshold	TTL/LVCMOS		0.8	V
		Single-ended	0.8 V ≤ V _{ICR} ≤ 2.5 V	1	
V _{hys}	Input hysteresis ⁽¹⁾ (V _{T+} – V _{T–})	TTL/LVCMOS		0.3	mV
		Single-ended	0.8 V ≤ V _{ICR} ≤ 2.5 V	300	
I _{OZ}	High-impedance output current	TTL/LVCMOS	V = V _{CC} or GND ⁽²⁾	±10	μA
		USB data lines	0 V ≤ V _O ≤ V _{CC}	±10	
I _{IL}	Low-level input current	TTL/LVCMOS	V _I = GND	–1	μA
I _{IH}	High-level input current	TTL/LVCMOS	V _I = V _{CC}	1	μA
Z _{0(DRV)}	Driver output impedance	USB data lines	Static V _{OH} or V _{OL}	7.1	19.9 Ω
V _{ID}	Differential input voltage	USB data lines	0.8 V ≤ V _{ICR} ≤ 2.5 V	0.2	V
I _{CC}	Input supply current		Normal operation	40	mA
			Suspend mode	1	

(1) Applies for input buffers with hysteresis.

(2) Applies for open-drain buffers.

7.6 Differential Driver Switching Characteristics (Full Speed Mode)

over recommended ranges of operating free-air temperature and supply voltage, C_L = 50 pF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
t _r	Transition rise time for DP or DM	See Figure 1 and Figure 2	4	20	ns
t _f	Transition fall time for DP or DM	See Figure 1 and Figure 2	4	20	ns
t _(RFM)	Rise/fall time matching ⁽¹⁾	(t _r /t _f) × 100	90%	110%	
V _{O(CRS)}	Signal crossover output voltage ⁽¹⁾		1.3	2.0	V

(1) Characterized only. Limits are approved by design and are not production tested.

7.7 Differential Driver Switching Characteristics (Low Speed Mode)

over recommended ranges of operating free-air temperature and supply voltage, $C_L = 50$ pF (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t_r Transition rise time for DP or DM ⁽¹⁾	$C_L = 200$ pF to 600 pF, See Figure 1 and Figure 2	75	300	ns
t_f Transition fall time for DP or DM ⁽¹⁾	$C_L = 200$ pF to 600 pF, See Figure 1 and Figure 2	75	300	ns
$t_{(RFM)}$ Rise/fall time matching ⁽¹⁾	$(t_r/t_f) \times 100$	80%	120%	
$V_{O(CRS)}$ Signal crossover output voltage ⁽¹⁾	$C_L = 200$ pF to 600 pF	1.3	2.0	V

(1) Characterized only. Limits are approved by design and are not production tested.





Figure 1. Differential Driver Switching Load



NOTE: The t_r/t_f ratio is measured as $t_r(DP)/t_f(DM)$ and $t_r(DM)/t_f(DP)$ at each crossover point.

Figure 2. Differential Driver Timing Waveforms




Figure 3. Single-Ended Receiver Input Signal Parameter Definitions

7.8 Typical Characteristics




Figure 4. Differential Receiver Input Sensitivity vs Common Mode Input Range

8 Detailed Description

8.1 Overview

The TUSB2046x is a 3.3-V CMOS hub device that provides one upstream port and four downstream ports in compliance with the Universal Serial Bus (USB) specification as a full-speed hub. Because this device is implemented with a digital state machine instead of a microcontroller, no firmware programming is required. Fully compliant USB transceivers are integrated into the ASIC for all upstream and downstream ports. The downstream ports support full-speed and low-speed devices by automatically setting the slew rate according to the speed of the device attached to the ports. The configuration of the BUSPWR pin selects either the bus-powered or the self-powered mode.

Feature Description (continued)

Using a combination of the BUSPWR and EEDATA/GANGED inputs, the TUSB2046x supports four modes of power management: bus-powered hub with either individual-port power-management or ganged-port power management, and the self-powered hub with either individual-port power management or ganged-port power management. TI supplies the complete hub solution with the TUSB2036 (2/3-port), TUSB2046x, and the TUSB2077 (7-port) hubs along with the power-management devices needed to implement a fully USB specification-compliant system.

8.3.2 Clock Generation

The input clock configuration logic of TUSB2046x is enhanced to accept a 6-MHz crystal or 48-MHz on-the-board clock source with a simple tie-off change on TSTMODE (pin 31).

- A 6-MHz input clock configuration is shown in [Figure 5](#).
In this mode, both TSTMODE and TSTPLL/48MCLK pins must be tied to ground. The hub is configured to use the 6-MHz clock on pins 30 and 29, which are XTAL1 and XTAL2, respectively, on the TUSB2046x. This is identical to the TUSB2046.





Figure 5. 6-MHz Input Clock Configuration



NOTE: This figure assumes a 6-MHz fundamental crystal that is parallel loaded. The component values of C1, C2, and R_d are determined using a crystal from Fox Electronics – part number HC49U-6.00MHz 30\50\0-70\20, which means ± 30 ppm at 25°C and ± 50 ppm from 0°C to 70°C. The characteristics for the crystal include a load capacitance (C_L) of 20 pF, maximum shunt capacitance (C₀) of 7 pF, and the maximum ESR of 50 Ω . In order to insure enough negative resistance, use C1 = C2 = 27 pF. The resistor R_d is used to trim the gain, and R_d = 1.5 k Ω is recommended.

Figure 6. Crystal Tuning Circuit

- A 48-MHz input clock configuration is shown in [Figure 7](#).
In this mode, both TSTMODE and XTAL1 pins must be tied to 3.3-V V_{CC}. The hub accepts the 48-MHz clock input on TSTPLL/48MCLK (terminal 27). XTAL2 must be left floating (open) for this configuration. Only the oscillator or the onboard clock source is accepted for this mode. A crystal cannot be used for this mode, because the internal oscillator cell of the chip only supports the fundamental frequency.

Feature Description (continued)




Figure 7. 48-MHz Input Clock Configuration

8.4 Device Functional Modes

8.4.1 Vendor ID and Product ID With External Serial EEPROM

The $\overline{\text{EXTMEM}}$ pin enables or disables the optional EEPROM interface. When the $\overline{\text{EXTMEM}}$ pin is high, the product ID (PID) displayed during enumeration is the general-purpose USB hub. For this default, pin 5 is disabled and pin 6 functions as the GANGED input pin. If custom product ID (PID) and vendor ID (VID) descriptors are desired, the $\overline{\text{EXTMEM}}$ pin must be low ($\overline{\text{EXTMEM}} = 0$). For this configuration, pins 5 and 6 function as the EEPROM interface with pins 5 and 6 functioning as EECLK and EEDATA, respectively. See Table 1 for a description of the EEPROM memory map. A block diagram example of how to connect the external EEPROM if a custom PID and VID are desired is shown in Figure 8.




Figure 8. Typical Application of the TUSB2046x USB Hub

8.5 Programming

An SGS Thompson M93C46 EEPROM, or equivalent, stores the programmable VID and PID. When the EEPROM interface is enabled ($\overline{\text{EXTMEM}} = 0$), the EECLK and EEDATA are internally pulled down (100 μA) inside the TUSB2046x. The internal pulldowns are disabled when the EEPROM interface is disabled ($\overline{\text{EXTMEM}} = 1$).

The EEPROM is programmed with the three 16-bit locations as shown in [Table 1](#). Connecting terminal 6 of the EEPROM high (ORG = 1) organizes the EEPROM memory into 64×16-bit words.

Table 1. EEPROM Memory Map

ADDRESS	D15	D14	D13	D12–D8	D7–D0
00000	0	GANGED	00000	00000	00000000
00001	VID high-byte				VID low-byte
00010	PID high-byte				PID low-byte
	XXXXXXXX				

The D and Q signals of the EEPROM must be tied together using a 1-k Ω resistor with the common I/O operations forming a single-wire bus. After system power-on reset, the TUSB2046x performs a one-time access read operation from the EEPROM if the $\overline{\text{EXTMEM}}$ terminal is pulled low and the chip select(s) of the EEPROM is connected to the system power-on reset. Initially, the EEDATA terminal is driven by the TUSB2046x to send a start bit (1) which is followed by the read instruction (10) and the starting-word address (00000). Once the read instruction is received, the instruction and address are decoded by the EEPROM, which then sends the data to the output shift register. At this point, the hub stops driving the EEDATA terminal and the EEPROM starts driving. A dummy (0) bit is then output and the first three 16-bit words in the EEPROM are output with the most significant bit (MSB) first.

The output data changes are triggered by the rising edge of the clock provided by the TUSB2046x on the EECLK terminal. The SGS-Thompson M93C46 EEPROM is recommended because it advances to the next memory location by automatically incrementing the address internally. Any EEPROM used must have the automatic internal address advance function. After reading the three words of data from the EEPROM, the TUSB2046x puts the EEPROM interface into a high-impedance condition (pulled down internally) to allow other logic to share the EEPROM. The EEPROM read operation is summarized in [Figure 9](#). For more details on EEPROM operation, refer to *SGS-Thompson Microelectronics M93C46 Serial Microwire Bus EEPROM* data sheet.




Figure 9. EEPROM Read Operation Timing Diagram

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A major advantage of USB is the ability to connect 127 functions configured in up to 6 logical layers (tiers) to a single personal computer.

Another advantage of USB is that all peripherals are connected using a standardized 4-wire cable that provides both communication and power distribution. The power configurations are bus-powered and self-powered modes. The maximum current that may be drawn from the USB 5-V line during power up is 100 mA. For the bus-powered mode, a hub can draw a maximum of 500 mA from the 5-V line of the USB cable. A bus-powered hub must always be connected downstream to a self-powered hub unless it is the only hub connected to the PC and there are no high-powered functions connected downstream. In the self-powered mode, the hub is connected to an external power supply and can supply up to 500 mA to each downstream port. High-powered functions may draw a maximum of 500 mA from each downstream port and may only be connected downstream to self-powered hubs. Per the USB specification, in the bus-powered mode, each downstream port can provide a maximum of 100 mA of current, and in the self-powered mode, each downstream port can provide a maximum of 500 mA of current.

9.2 Typical Application

A common application for the TUSB2046x is as a self powered USB hub product. The product is powered by an external 5-V DC power adapter. In this application, using a USB cable TUSB2046x's upstream port is plugged into a USB host controller. The downstream ports of the TUSB2046x are exposed to users for connecting USB cameras, keyboards, printers, and so forth.




Figure 10. Self-Powered USB Hub Product

9.2.3 Application Curve




Figure 12. Downstream Port 1

10 Power Supply Recommendations

10.1 TUSB2046x Power Supply

V_{CC} should be implemented as a single power plane.

- The V_{CC} pins of the TUSB2046x supply 3.3-V power rail to the I/O of the TUSB2046x. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- All power rails require a 10- μ F capacitor or 1- μ F capacitors for stability and noise immunity. These bulk capacitors can be placed anywhere on the power rail. The smaller decoupling capacitors should be placed as close to the TUSB2046x power pins as possible with an optimal grouping of two of differing values per pin.

10.2 Downstream Port Power

- The downstream port power, VBUS, must be supplied by a source capable of supplying 5 V and up to 500 mA per port. Downstream port power switches can be controlled by the TUSB2046x signals. It is also possible to leave the downstream port power always enabled.
- A large bulk low-ESR capacitor of 22 μ F or larger is required on each downstream port's VBUS to limit in-rush current.
- The ferrite beads on the VBUS pins of the downstream USB port connections are recommended for both ESD and EMI reasons. A 0.1- μ F capacitor on the USB connector side of the ferrite provides a low impedance path to ground for fast rise time ESD current that might have coupled onto the VBUS trace from the cable.

11 Layout

11.1 Layout Guidelines

11.1.1 Placement

1. A 0.1- μ F should be placed as close as possible on V_{CC} power pin.
2. The ESD and EMI protection devices (if used) should also be placed as close as possible to the USB connector.
3. If a crystal is used, it must be placed as close as possible to the TUSB2046x's XTAL1 and XTAL2 pins.
4. Place voltage regulators as far away as possible from the TUSB2046x, the crystal, and the differential pairs.
5. In general, the large bulk capacitors associated with the power rail should be placed as close as possible to the voltage regulators.

11.1.2 Differential Pairs

1. Must be designed with a differential impedance of $90\Omega \pm 10\%$.
2. Route all differential pairs on the same layer adjacent to a solid ground plane.
3. Do not route differential pairs over any plane split.
4. Adding test points will cause impedance discontinuity and will therefore negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
5. Avoid 90-degree turns in trace. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch caused by the bends and therefore minimize the impact bends have on EMI.
6. Minimize the trace lengths of the differential pair traces. The maximum recommended trace length for USB 2.0 differential pair signals is 8 inches. Longer trace lengths require very careful routing to assure proper signal integrity.
7. Match the etch lengths of the differential pair traces. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
8. Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure that the same via type and placement are used for both signals in a pair. Any vias used should be placed as close as possible to the TUSB2046x device.
9. Do not place power fuses across the differential pair traces.

11.1.3 Ground

TI recommends using only one board ground plane in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the TUSB2046x and any of the voltage regulators should be connected to this plane with vias. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

11.2 Layout Example




Figure 13. TUSB2046x Layout Example

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 3. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TUSB2046B	Click here	Click here	Click here	Click here	Click here
TUSB2046BI	Click here	Click here	Click here	Click here	Click here
TUSB2046I	Click here	Click here	Click here	Click here	Click here

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TUSB2046BIRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 2046BI
TUSB2046BIRHBR.A	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 2046BI
TUSB2046BIRHBRG4	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 2046BI
TUSB2046BIRHBT	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 2046BI
TUSB2046BIRHBT.A	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 2046BI
TUSB2046BIRHBTG4	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 2046BI
TUSB2046BVF	Active	Production	LQFP (VF) 32	250 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB2046B
TUSB2046BVF.A	Active	Production	LQFP (VF) 32	250 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046B
TUSB2046BVFG4	Active	Production	LQFP (VF) 32	250 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB2046B
TUSB2046BVFR	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB2046B
TUSB2046BVFR.A	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046B
TUSB2046BVFRG4	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB2046B
TUSB2046IBVF	Active	Production	LQFP (VF) 32	250 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046I
TUSB2046IBVF.A	Active	Production	LQFP (VF) 32	250 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046I
TUSB2046IBVFR	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046I
TUSB2046IBVFR.A	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046I
TUSB2046IBVFRG4.A	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB2046I

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB2046BIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TUSB2046BVFR	LQFP	VF	32	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
TUSB2046IBVFR	LQFP	VF	32	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB2046BIRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0
TUSB2046BVFR	LQFP	VF	32	1000	336.6	336.6	31.8
TUSB2046IBVFR	LQFP	VF	32	1000	336.6	336.6	31.8

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TUSB2046BVF	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TUSB2046BVF.A	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TUSB2046BVFG4	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TUSB2046IBVF	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TUSB2046IBVF.A	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25


GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224745/A

RHB0032E

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4223442/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:18X



SOLDER MASK DETAILS

4223442/B 08/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


VF0032A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4219769/A 04/2019

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs.
4. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



4219769/A 04/2019

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE
SCALE:8X

4219769/A 04/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated