

ATDH2200E Programming Kit

User Guide





Table of Contents

Section 1

Atmel's ATDH2200E Configurator Programming Kit	1-1
1.1 Features	1-1
1.1.1 Hardware	1-1
1.1.2 Software	1-1
1.1.3 System Contents	1-1
1.2 Introduction	1-2
1.3 In-System Programming Connector.....	1-2

Section 2

Stand-alone Device Programming Using Atmel's ATDH2200E Configurator Programming System	2-1
2.1 Hardware Setup	2-1
2.1.1 Hardware Requirements.....	2-1
2.1.2 Hardware Connections	2-2
2.2 Software Setup	2-2
2.2.1 Software Requirements	2-2
2.2.2 Installing and/or Launching CPS	2-2
2.3 Using a Configurator with Atmel FPGAs/FPSPIC®s.....	2-3
2.3.1 Programming the Contents of a *.BST File to AT17 Devices.....	2-3
2.3.2 Reading the Contents of the Configurator to a *.BST File.....	2-3
2.3.3 Verifying the Device against a *.BST File.....	2-3
2.3.4 Verifying the Device Reset Polarity (AT17LVxx Devices Only)	2-3
2.4 Using a Configurator with Xilinx® FPGAs.....	2-4
2.4.1 Program the Contents of a *.MCS File to AT17 Devices	2-4
2.4.2 Converting a *.MCS File	2-4
2.4.3 Reading the Contents of the Configurator to a *.BST File.....	2-4
2.4.4 Verifying the Device against a *.BST File.....	2-4
2.4.5 Verifying the Device Reset Polarity (AT17LVxx Devices Only)	2-5
2.5 Using a Configurator with Altera® FPGAs	2-6
2.5.1 Programming the Contents of a *.POF/*.RBF File to AT17 Devices ..	2-6
2.5.2 Converting and Partitioning a *.POF/*.RBF File	2-6
2.5.3 Reading the Contents of the Configurator to a *.BST File.....	2-6
2.5.4 Verifying the Device against a *.BST File.....	2-6
2.5.5 Verifying the Device Reset Polarity (AT17LVxx Devices Only)	2-7

2.5.6	Enabling the Clock Output on the AT17LV512A/010A/002A/040A Configurator	2-7
2.5.7	Disabling the Clock Output on the AT17LV512A/010A/002A/040A Configurator	2-7
2.6	Using a Configurator with Cypress® FPGAs	2-8
2.6.1	Programming the Contents of a *.HEX File to AT17 Devices.....	2-8
2.6.2	Converting and Partitioning a *.HEX File.....	2-8
2.6.3	Reading the Contents of the Configurator to a *.BST File.....	2-8
2.6.4	Verifying the Device against a *.BST File.....	2-8
2.6.5	Verifying the Device Polarity (AT17LVxx Devices Only)	2-9

Section 3

In-System Programming (ISP) Using Atmel's ATDH2200E Configurator Programming System		3-1
3.1	Hardware Setup	3-1
3.1.1	Hardware Requirements.....	3-1
3.1.2	Hardware Connections	3-1
3.2	Software Setup	3-2
3.2.1	Software Requirements	3-2
3.2.2	Installing and/or Launching CPS	3-2
3.3	Using a Configurator with Atmel FPGAs/FPALs	3-3
3.3.1	Programming the Contents of a *.BST File to AT17 Devices.....	3-3
3.3.2	Reading the Contents of the Configurator to a *.BST File.....	3-3
3.3.3	Verifying the Device against a *.BST File.....	3-3
3.4	Using a Configurator with Xilinx® FPGAs.....	3-4
3.4.1	Programming the Contents of a *.MCS File to the AT17 Devices	3-4
3.4.2	Converting a *.MCS File	3-4
3.4.3	Reading the Contents of the Configurator to a *.BST File.....	3-4
3.4.4	Verifying the Device against a *.BST File.....	3-4
3.5	Using a Configurator with Altera® FPGAs	3-5
3.5.1	Programming the Contents of a *.POF or *.RBF File into AT17 Devices.....	3-5
3.5.2	Converting and Partitioning the Contents of a *.POF or *.RBF File.....	3-5
3.5.3	Reading the Contents of the Configurator to a *.BST File.....	3-5
3.5.4	Verifying the Device against a *.BST File.....	3-6
3.5.5	Enabling the Clock Output on the AT17LV512A/010A/020A/002A/040A Configurator.....	3-6
3.5.6	Disabling the Clock Output on the AT17LV512A/010A/020A/002A/040A Configurator.....	3-6





Section 1

Atmel's ATDH2200E Configurator Programming Kit

1.1 Features

1.1.1 Hardware

- Supports Programming of all AT17 Series Devices
- Connection to Allow In-System Programming (ISP)
- Runs off Portable 9V DC Power Supply
- 5.0V and 3.3V Supplies

1.1.2 Software

- CPS – Configurator Programming System
- GUI-based Interface
- Supports Windows® 98/2000/XP and Windows NT®
- Online Help
- Supports Programming Reset Polarity
- Verification Routines to Validate Programming
- Accepts HEX, MCS, POF, RBF and BST File Formats


1.1.3 System Contents

- ATDH2200 Programming Board (Rev.15)
- ATDH2222 20-pin PLCC Adapter
- CPS Software
- ATDH2200E Programming Kit User Guide
- 10-pin Ribbon Cable for ISP
- 9V DC, 500 mA, 2.1 mm Center Positive/Negative Power Supply (for USA customers only)
- Sample AT17LV Devices

1.2 Introduction


The ATDH2200E allows designers to quickly and economically program Atmel's family of AT17 Configuration Memories. The system also provides support for new devices in the AT17 family prior to third-party programmer support being available. A truly portable solution that allows engineers to work from their lab bench or office.

Figure 1-1. ATDH2200E Configurator Programming Board



1.3 In-System Programming Connector

Figure 1-2. In-System Programming Header



- Notes:
1. Pin 10 activates $\overline{\text{SER_EN}}$ on target board.
 2. NC stands for no connection.

The ATDH2200E programming board has a 10 pin header (0.1" spacing) to facilitate in-system programming (Figure 1-2) of the AT17 parts. The control signals generated by the software are fed to the header, as well as to socket U3 on the board. By placing a similar socket on the target system and connecting the programming board to that target system, the programming algorithms written by Atmel can be used to program an AT17 device in-system.

Adapters Available for the ATDH2200E

- ATDH2220 for 20-pin PLCC Devices (Excluding 2-Mbit Devices)



- ATDH2221 for 20-pin SOIC Devices
- ATDH2222 for all 20-pin PLCC Devices (Including 2-Mbit Devices)
- ATDH2223 for all 8-pin SOIC Devices
- ATDH2224 for 44-pin TQFP Devices
- ATDH2226 for 32-pin TQFP Devices
- ATDH2227 for 44-pin PLCC Devices
- ATDH2227A for 44-pin A Part PLCC Devices
- ATDH2228 for 8-pin LAP Devices





Section 2

Stand-alone Device Programming Using Atmel's ATDH2200E Configurator Programming System

2.1	Hardware Setup	This User Guide is intended for the ATDH2200 Programming Board Rev. 15.
2.1.1	Hardware Requirements	<ul style="list-style-type: none">■ ATDH2200 Programming Board Rev. 15■ 25-pin Parallel Cable■ 9V DC Power Supply■ FPGA Configurators – AT17(A) Series Devices■ PC with Standard Configuration Parallel Port■ Socket Adapters<ul style="list-style-type: none">– ATDH2220 for 20-pin PLCC Devices (Excluding 2-Mbit Devices)– ATDH2221 for 20-pin SOIC Devices– ATDH2222 for all 20-pin PLCC Devices (Including 2-Mbit Devices)– ATDH2223 for all 8-pin SOIC Devices– ATDH2224 for 44-pin TQFP Devices– ATDH2226 for 32-pin TQFP Devices– ATDH2227 for 44-pin PLCC Devices– ATDH2227A for 44-pin A Part PLCC Devices– ATDH2228 for 8-pin LAP Devices

2.1.2 Hardware Connections

1. Connect the **25-pin parallel cable** from the PC's parallel port to connector **P1** on the ATDH2200 programming board.
 2. Connect the power supply from an AC wall outlet to the **9V DC** connector.
 3. Set jumper **JP2**⁽¹⁾ to **PROGRAM** unless otherwise specified for a specific procedure.
 4. Set jumper **JP1**⁽²⁾ towards the device being programmed.
 5. Insert the AT17(A) Series device directly in the socket marked **U3** or via a socket adapter inserted into **U3**. Make sure the adapter is correctly placed into the socket.
 6. Set **SW1** to the "ON" position to apply power to the board. **LED (D1) illuminates**.
- Notes:** 1. For Rev. 12 and 13 of the ATDH2200 board, this jumper is labeled as "JP1".
2. If programming AT17C series devices, set the jumper towards AT17LV(A). For Rev. 11 of the ATDH2200 board, this jumper is labeled as "JP3". For Rev. 12 and 13 this jumper is labeled as "J2". For Rev. 14 this jumper is labeled as "J3".

2.2 Software Setup

2.2.1 Software Requirements


- CPS (Configurator Programming System)
- Windows® 98/2000/XP or WindowsNT®

2.2.2 Installing and/or Launching CPS

If you are using Windows 2000/XP, the installation must be performed by a user logged in with System Administrator privileges.

Atmel's CPS software can be downloaded from the Atmel web site at:
http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3191

Figure 2-1. ATDH2200 Stand-alone Device Programming



- | | | |
|--------------|--|---|
| 2.3 | Using a Configurator with Atmel FPGAs/FPSLIC[®]s | Perform the hardware and software setup as described in paragraphs 2.1 and 2.2. |
| 2.3.1 | Programming the Contents of a *.BST File to AT17 Devices | <ol style="list-style-type: none"> 1. Procedure → Select “/P: Partition, program and verify from an Atmel file”. 2. Input File → <design>.bst. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – FPGA Family → Select “AT40K/AT94K/Cypress” or “AT6K/Other”. – A2 Bit Level → Select “Low”. 5. Press “Start Procedure” ⁽¹⁾. |
| 2.3.2 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT40K/AT94K/Cypress” or “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |
| 2.3.3 | Verifying the Device against a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/V: Verify device against an Atmel file”. 2. Input File → <design>.bst. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT40K/AT94K/Cypress” or “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |
| 2.3.4 | Verifying the Device Reset Polarity (AT17LVxx Devices Only) | <ol style="list-style-type: none"> 1. Procedure → Select “/X: Verify device reset polarity”. 2. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – Reset Polarity → Select the reset polarity. 3. Set JP2⁽²⁾ to the VERIFY position on the ATDH2200 board. 4. Press “Start Procedure” ⁽¹⁾. 5. Set JP2⁽²⁾ back to the PROGRAM position on the ATDH2200 board. 6. Press the View Log files button to view reset polarity. <p>Notes: 1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.</p> <p>2. JP1 for Rev. 12 and 13 boards.</p> |

- | | | |
|--------------|---|--|
| 2.4 | Using a Configurator with Xilinx® FPGAs | Perform the hardware and software setup as described in paragraphs 2.1 and 2.2. |
| 2.4.1 | Program the Contents of a *.MCS File to AT17 Devices | <ol style="list-style-type: none"> 1. Procedure → Select “/E: Convert, partition, program and verify from a Xilinx file”. 2. Input File → <design>.mcs (Xilinx's straight hex file is also supported). 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – A2 Bit Level → Select “Low”. 5. Press “Start Procedure” ⁽¹⁾. |
| 2.4.2 | Converting a *.MCS File | <ol style="list-style-type: none"> 1. Procedure → Select “/H: Convert a Xilinx file”. 2. Input File → <design>.mcs. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Press “Start Procedure”. |
| 2.4.3 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |
| 2.4.4 | Verifying the Device against a* .BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/V: Verify device against an Atmel file”. 2. Input File → <design>.bst. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |

Note: 1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.



2.4.5 Verifying the Device Reset Polarity (AT17LVxx Devices Only)

1. Procedure → Select “/X: Verify device reset polarity”.
2. Options → Default or previous settings are given. You may need to modify the following:
 - Reset Polarity → Select the reset polarity.
3. Set **JP2**⁽²⁾ to the **VERIFY** position on the ATDH2200 board.
4. Press “Start Procedure” ⁽¹⁾.
5. Set **JP2**⁽²⁾ back to the **PROGRAM** position on the ATDH2200 board.

- Notes:**
1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.
 2. JP1 for Rev. 12 and 13 boards.

- | | | |
|--------------|---|--|
| 2.5 | Using a Configurator with Altera® FPGAs | Perform the hardware and software setup as described in paragraphs 2.1 and 2.2. |
| 2.5.1 | Programming the Contents of a *.POF/*.RBF File to AT17 Devices | <ol style="list-style-type: none"> 1. Procedure → Select “/A: Convert, partition, program and verify from an Altera file”. 2. Input File → <design>.<pof rbf>. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ol style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – A2 Bit Level → Select “Low”. 5. Press “Start Procedure” ⁽¹⁾. |
| 2.5.2 | Converting and Partitioning a *.POF/*.RBF File | <ol style="list-style-type: none"> 1. Procedure → Select “/B: Convert and partition an Altera file”. 2. Input File → <design>.<pof rbf>. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ol style="list-style-type: none"> – EEPROM Density → Select the device density. 5. Press “Start Procedure”. |
| 2.5.3 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ol style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select “Low”.) 4. Press “Start Procedure” ⁽¹⁾. |
| 2.5.4 | Verifying the Device against a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/V: Verify device against an Atmel file”. 2. Input File → <design>.bst. 3. Options → Default or previous settings are given. You may need to modify the following: <ol style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |

Note: 1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.



- | | |
|---|--|
| 2.5.5 Verifying the Device Reset Polarity (AT17LVxx Devices Only) | <ol style="list-style-type: none"> 1. Procedure → Select “/X: Verify device reset polarity”. 2. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – Reset Polarity → Select the reset polarity. 3. Set JP2 to the VERIFY position on the ATDH2200 board. 4. Press “Start Procedure” ⁽¹⁾. 5. Set JP2 back to the PROGRAM position on the ATDH2200 board. |
| 2.5.6 Enabling the Clock Output on the AT17LV512A/010A/002A/040A Configurator | <ol style="list-style-type: none"> 1. Procedure → Select “/M: Enable AT17LV512A/010A/020A/002A/040 Internal Clock”. 2. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – A2 Bit Level → Select “Low”. 3. Press “Start Procedure” ⁽¹⁾⁽²⁾. |
| 2.5.7 Disabling the Clock Output on the AT17LV512A/010A/002A/040A Configurator | <ol style="list-style-type: none"> 1. Procedure → Select “/M: Disable AT17LV512A/010A/020A/002A/040 Internal Clock”. 2. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – A2 Bit Level → Select “Low”. 3. Press “Start Procedure” ⁽¹⁾⁽²⁾. |

- Notes:**
1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.
 2. After the internal oscillator (DCLK) of the device is enabled/disabled, a power cycle (reset) of the programming board is required before any other programming procedure takes place.

- | | | |
|--------------|---|---|
| 2.6 | Using a Configurator with Cypress® FPGAs | Perform the hardware and software setup as described in paragraphs 2.1 and 2.2. |
| 2.6.1 | Programming the Contents of a *.HEX File to AT17 Devices | <ol style="list-style-type: none"> 1. Procedure → Select “/CP: Convert, partition, program and verify from a Cypress file”. 2. Input File → <design>.<hex>. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – A2 Bit Level → Select “Low”. 5. Press “Start Procedure” ⁽¹⁾. |
| 2.6.2 | Converting and Partitioning a *.HEX File | <ol style="list-style-type: none"> 1. Procedure → Select “/CB: Convert and partition a Cypress file”. 2. Input File → <design>.<hex>. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. 5. Press “Start Procedure”. |
| 2.6.3 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |
| 2.6.4 | Verifying the Device against a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/V: Verify device against an Atmel file”. 2. Input File → <design>.bst. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select “Low”. 4. Press “Start Procedure” ⁽¹⁾. |

Note: 1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.



2.6.5 Verifying the Device Polarity (AT17LVxx Devices Only)

1. Procedure → Select “/X: Verify device reset polarity”.
2. Options → Default or previous settings are given. You may need to modify the following:
 - Reset Polarity → Select the reset polarity.
3. Set **JP2**⁽¹⁾ to the **VERIFY** position on the ATDH2200E board.
4. Press “Start Procedure”.

Note: 1. JP1 for Rev. 12 and 13 board.





Section 3

In-System Programming (ISP) Using Atmel's ATDH2200E Configurator Programming System

- | | | |
|--------------|------------------------------|--|
| 3.1 | Hardware Setup | This User Guide is intended for the ATDH2200 Programming Board Rev.15. |
| 3.1.1 | Hardware Requirements | <ul style="list-style-type: none">■ ATDH2200 Programming Board Rev. 15■ 25-pin Parallel Cable■ 10-pin Ribbon Cable■ PC with Standard Configuration Parallel Port■ FPGA Configurators – AT17(A) Series Devices |
| 3.1.2 | Hardware Connections | <ol style="list-style-type: none">1. Connect the 25-pin parallel cable from the PC's parallel port to connector P1 on the ATDH2200 programming board.2. Connect the 10-pin ribbon cable from the ATDH2200's in-system programming Header U1 to the Target System's matching ISP Header.3. Set jumper JP2⁽²⁾ to PROGRAM⁽¹⁾.4. Remove jumper JP1⁽¹⁾⁽³⁾.5. Insert the AT17(A) Configurator in the socket of the Target System.6. Apply power to the Target System. |

- Notes:**
- 1.** There is no jumper setting for the ATDH2225 ISP direct download cable. Only the connection described in Figure 4 is required.
 - 2.** JP1 for Rev. 12 and 13 boards.
 - 3.** JP3 for Rev. 11 boards. J2 for Rev. 12 and 13 boards. J3 for Rev. 14 boards.

3.2 Software Setup

3.2.1 Software Requirements

- CPS (Configurator Programming System)
- Windows® 98/2000/XP or Windows NT®

3.2.2 Installing and/or Launching CPS

If you are using Windows 2000/XP, the installation must be performed by a user logged in with System Administrator privileges.

Atmel's CPS software can be downloaded from the Atmel web site at:
http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3191

Figure 3-1. ATDH2200 In-System Programming





Figure 4. ATDH2225 In-System Programming



- | | | |
|--------------|---|---|
| 3.3 | Using a Configurator with Atmel FPGAs/FPSLICs | Perform the hardware and software setup as described in paragraphs 3.1 and 3.2. |
| 3.3.1 | Programming the Contents of a *.BST File to AT17 Devices | <ol style="list-style-type: none"> 1. Procedure → Select “/P: Partition, program and verify from an Atmel file”. 2. Input File → <design>.bst. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – FPGA Family → Select “AT40K/AT94K/Cypress” or “AT6K/Other”. – A2 Bit Level → Select “Specify before each device” ⁽²⁾. 5. Press “Start Procedure” ⁽¹⁾. |
| 3.3.2 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT40K/AT94K/Cypress” or “AT6K/Other”. – A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device. 4. Press “Start Procedure” ⁽¹⁾. |
| 3.3.3 | Verifying the Device against a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/V: Verify device against an Atmel file”. 2. Input File → <design>.bst. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT40K/AT94K/Cypress” or “AT6K/Other”. – A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device. 4. Press “Start Procedure” ⁽¹⁾. |

- Notes:**
1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.
 2. During programming, you will be asked to select the level that matches the level seen on the A2 input pin of each target device.



- | | | |
|--------------|---|---|
| 3.4 | Using a Configurator with Xilinx® FPGAs | Perform the hardware and software setup as described in paragraphs 3.1 and 3.2. |
| 3.4.1 | Programming the Contents of a *.MCS File to the AT17 Devices | <ol style="list-style-type: none"> 1. Procedure → Select “/E: Convert, partition, program and verify from a Xilinx file”. 2. Input File → <design>.mcs. Xilinx's straight hex file is also supported. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – A2 Bit Level → Select “Specify before each device” ⁽²⁾. 5. Press “Start Procedure” ⁽¹⁾. |
| 3.4.2 | Converting a *.MCS File | <ol style="list-style-type: none"> 1. Procedure → Select “/H: Convert a Xilinx file”. 2. Input File → <design>.mcs. Xilinx's straight hex file is also supported. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Press “Start Procedure”. |
| 3.4.3 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device. 4. Press “Start Procedure” ⁽¹⁾. |
| 3.4.4 | Verifying the Device against a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/V: Verify device against an Atmel file”. 2. Input File → <design>.bst. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device. 4. Press “Start Procedure” ⁽¹⁾. |
- Notes:**
- 1.** If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.
 - 2.** During programming, you will be asked to select the level that matches the level seen on the A2 input pin of each target device.

- | | | |
|--------------|--|---|
| 3.5 | Using a Configurator with Altera® FPGAs | Perform the hardware and software setup as described in paragraphs 3.1 and 3.2. |
| 3.5.1 | Programming the Contents of a .POF or .RBF File into AT17 Devices | <p>Note: Altera® Quartus® II users should use the .rbf file.</p> <ol style="list-style-type: none"> 1. Procedure → Select “/A: Convert, partition, program and verify from an Altera file”. 2. Input File → <design>.<po rbf>. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – Reset Polarity → Select the reset polarity. – A2 Bit Level → Select “Specify before each device” ⁽²⁾. 5. Press “Start Procedure” ⁽¹⁾. |
| 3.5.2 | Converting and Partitioning the Contents of a .POF or .RBF File | <p>Note: Altera® Quartus® II users should use the .rbf file.</p> <ol style="list-style-type: none"> 1. Procedure → Select “/B: Convert and partition an Altera file”. 2. Input File → <design>.<po rbf>. 3. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 4. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. 5. Press “Start Procedure”. |
| 3.5.3 | Reading the Contents of the Configurator to a *.BST File | <ol style="list-style-type: none"> 1. Procedure → Select “/R: Read data from device and save to an Atmel file”. 2. Output File → Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most recently used output filename. 3. Options → Default or previous settings are given. You may need to modify the following: <ul style="list-style-type: none"> – EEPROM Density → Select the device density. – FPGA Family → Select “AT6K/Other”. – A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device. 4. Press “Start Procedure” ⁽¹⁾. |

Notes: 1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.



2. During programming, you will be asked to select the level that matches the level seen on the A2 input pin of each target device.

3.5.4 Verifying the Device against a *.BST File

1. Procedure → Select “/V: Verify device against an Atmel file”.
2. Input File → <design>.bst.
3. Options → Default or previous settings are given. You may need to modify the following:
 - EEPROM Density → Select the device density.
 - FPGA Family → Select “AT6K/Other”.
 - A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device.
4. Press “Start Procedure” ⁽¹⁾.

3.5.5 Enabling the Clock Output on the AT17LV512A/010A/020A/002A/040A Configurator


1. Procedure → Select “/M: Enable AT17LV512A/010A/020A/002A/040 Internal Clock”.
2. Options → Default or previous settings are given. You may need to modify the following:
 - EEPROM Density → Select the device density.
 - A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device.
3. Press “Start Procedure” ⁽¹⁾⁽²⁾.

3.5.6 Disabling the Clock Output on the AT17LV512A/010A/020A/002A/040A Configurator

1. Procedure → Select “/M: Disable AT17LV512A/010A/020A/002A/040 Internal Clock”.
2. Options → Default or previous settings are given. You may need to modify the following:
 - EEPROM Density → Select the device density.
 - A2 Bit Level → Select the level that matches the level seen on the A2 pin of the target device.
3. Press “Start Procedure” ⁽¹⁾⁽²⁾.

- Notes:**
1. If CPS is being launched for the first time, the clock calibration dialog will appear. Press “Yes” to proceed and select “High” for accurate calibration.
 2. After the internal oscillator (DCLK) of the device is enabled/disabled, a power cycle (reset) of the programming board is required before any other programming procedure takes place.

Figure 3-2. Programming Connections







Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
Hong Kong
Tel: (852) 2245-6100
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com

Technical Support
configurator@atmel.com

Sales Contact
www.atmel.com/contacts

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, FPSLIC® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows® and Windows NT® are the registered trademarks of Microsoft Corporation. Other terms and product names may be trademarks of others.