

#### Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



November 2001 Revised November 2001

#### 74ALVC162839

## Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 $\Omega$ Series Resistors in the Outputs

#### **General Description**

The ALVC162839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the OE pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory mod-

The 74ALVC162839 is designed for low voltage (1.65V to 3.6V)  $\rm V_{CC}$  applications with I/O compatibility up to 3.6V. The 74ALVC162839 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**


- Compatible with PC100 and PC133 DIMM module specifications
- 1.65V-3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- $\blacksquare$  26 $\Omega$  series resistors in the outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)
  - 4.6 ns max for 3.0V to 3.6V  $V_{CC}$ 6.3 ns max for 2.3V to 2.7V  $V_{CC}$ 9.8 ns max for 1.65V to 1.95V  $\mathrm{V}_{\mathrm{CC}}$
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

#### **Ordering Code:**

Order Number	Package Number	Package Description				
74ALVC162839T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Devices also available in	Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					
Logic Syml	ool	Pin Descriptions				



Pin Names	Description
ŌĒ	Output Enable Input (Active LOW)
$I_0 - I_{19}$	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs
CLK	Clock Input
REGE	Register Enable Input

© 2001 Fairchild Semiconductor Corporation

DS500712

#### **Connection Diagram**



#### **Truth Table**

		Inpu	ıts		Outputs
	CLK	REGE	l <sub>n</sub>	OE	O <sub>n</sub>
Ī	1	Н	Н	L	Н
	$\uparrow$	Н	L	L	L
	X	L	Н	L	Н
	X	L	L	L	L
	Х	Х	X	Н	Z

H = Logic HIGH


- L = Logic LOW X = Don't Care, but not floating
- Z = High Impedance

  ↑ = LOW-to-HIGH Clock Transition

#### **Functional Description**

The 74ALVC162839 consists of twenty selectable noninverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and  $\ensuremath{\mathsf{REGE}}$  pin as shown by the truth table. When  $\ensuremath{\mathsf{REGE}}$  is held at a logic HIGH the device operates as a 20-bit register. Data is transferred from In to On on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the  $I_n$  to the  $O_n$  outputs. All outputs can be 3-stated by holding the  $\overline{\text{OE}}$  pin at a logic HIGH.

#### **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 2)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{tabular}$ 

Output Voltage (V $_{\rm O}$ ) (Note 3)  $-0.5 \mbox{V to V}_{\rm CC}$  +0.5V

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$ 

DC Output Diode Current (I<sub>OK</sub>)

V<sub>O</sub> < 0V DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  ±50 mA

DC  $V_{CC}$  or GND Current per

Supply Pin (I<sub>CC</sub> or GND) ±100 mA

Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C

# Recommended Operating Conditions (Note 4)

Power Supply

-50 mA

-50 mA

Operating 1.65V to 3.6V Input Voltage 0V to  $V_{CC}$ 

Output Voltage ( $V_O$ ) 0V to  $V_{CC}$ 

Free Air Operating Temperature ( $T_A$ )  $-40^{\circ}C$  to  $+85^{\circ}C$ 

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$  10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		i
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	i
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -2 mA	1.65	1.2		i
		I <sub>OH</sub> = -4 mA	2.3	1.9		l
		I <sub>OH</sub> = -6 mA	2.3	1.7		V
			3.0	2.4		i
		$I_{OH} = -8 \text{ mA}$	2.7	2		l
		I <sub>OH</sub> = -12 mA	3.0	2		l
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		I <sub>OL</sub> = 2 mA	1.65		0.45	i
		I <sub>OL</sub> = 4 mA	2.3		0.4	i
		I <sub>OL</sub> = 6 mA	2.3		0.55	V
			3.0		0.55	i
		I <sub>OL</sub> = 8 mA	2.7		0.6	i
		I <sub>OL</sub> = 12 mA	3.0		0.8	l
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.65 - 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ , $V_I = V_{IH}$ or $V_{IL}$	1.65 - 3.6		±10	μА
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

### **AC Electrical Characteristics**

		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$								
Comple ed	Parameter		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 30 pF				
Symbol	Parameter	V <sub>CC</sub> = 3.3	$V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 2.7V$		V <sub>CC</sub> = 2.	5 ± 0.2V	V <sub>CC</sub> = 1.8	V ± 0.15V	Units	
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	ns
	Bus-to-Bus (REGE = 0)	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	4.6	1.5	6.3	1.0	5.8	1.5	0.0	
	Clock to Bus (REGE = 1)	1.3	4.6	1.5	6.3	1.0	5.8	1.5	9.8 ns	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	5.4	1.5	6.9	1.0	6.4	1.5	9.8	
	REGE to Bus	1.3	5.4	1.5	6.9	1.0	6.4	1.5	9.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.8	1.5	6.6	1.0	6.1	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.8	1.5	5.4	1.0	4.9	1.5	8.8	ns
t <sub>S</sub>	Setup Time	1.0		1.0		1.0		2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		0.7		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns

### Capacitance

Symbol	Parameter		Conditions	T <sub>A</sub> = +25°C		Units	
Symbol	Farameter		Conditions	v <sub>cc</sub>	Typical	Onits	
C <sub>IN</sub>	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF	
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF	
C <sub>PD</sub>	Power Dissipation Capacitance O	outputs Enabled	f = 10 MHz, C <sub>L</sub> = 0 pF	3.3	20	pF	
				2.5	20	þi	

### **AC Loading and Waveforms**





TABLE 1. Values for Figure 1

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{L}$
$t_{PZH}$ , $t_{PHZ}$	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz;  $t_r$  =  $t_f$  = 2ns;  $Z_0$  = 50 $\Omega$ )

Symbol	V <sub>CC</sub>							
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V				
$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V				
$V_{Y}$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V				
V <sub>L</sub>	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2				






FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic



t<sub>rec</sub> Waveforms

0 (





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

5



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com