

REGULATORY COMPLIANCE



ITEM DESCRIPTION


Quartz Crystal Clock Oscillators XO (SPXO) LVDS (DS) 3.3Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

ELECTRICAL SPECIFICATIONS


Nominal Frequency	10MHz to 200MHz
Frequency Tolerance/Stability	Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration $\pm 100\text{ppm}$ Maximum over 0°C to +70°C $\pm 50\text{ppm}$ Maximum over 0°C to +70°C $\pm 25\text{ppm}$ Maximum over 0°C to +70°C $\pm 20\text{ppm}$ Maximum over 0°C to +70°C $\pm 100\text{ppm}$ Maximum over -20°C to +70°C $\pm 50\text{ppm}$ Maximum over -20°C to +70°C $\pm 25\text{ppm}$ Maximum over -20°C to +70°C $\pm 20\text{ppm}$ Maximum over -20°C to +70°C $\pm 100\text{ppm}$ Maximum over -40°C to +85°C $\pm 50\text{ppm}$ Maximum over -40°C to +85°C $\pm 25\text{ppm}$ Maximum over -40°C to +85°C
Aging at 25°C	$\pm 3\text{ppm}$ Maximum First Year
Supply Voltage	3.3Vdc $\pm 5\%$
Input Current	30mA Maximum
Output Voltage Logic High (V_{OH})	1.43Vdc Typical, 1.6Vdc Maximum
Output Voltage Logic Low (V_{OL})	1.1Vdc Typical, 0.9Vdc Minimum
Differential Output Error (dVod)	50mV Maximum
Differential Output Voltage (Vod)	247mV Minimum, 330mV Typical, 454mV Maximum
Offset Voltage (Vos)	1.125V Minimum, 1.250V Typical, 1.375V Maximum
Rise/Fall Time	Measured at 20% to 80% of Waveform 400pSec Maximum
Duty Cycle	Measured at 50% of Waveform 50 $\pm 10(\%)$ 50 $\pm 5(\%)$
Offset Error (dVos)	50mV Maximum
Load Drive Capability	100 Ohms Between Output and Complementary Output
Output Logic Type	LVDS
Phase Noise	All Values are Typical -50dBc/Hz at 10Hz Offset -82dBc/Hz at 100Hz Offset -116dBc/Hz at 1kHz Offset -138dBc/Hz at 10kHz Offset -144dBc/Hz at 100kHz Offset -149dBc/Hz at 1MHz Offset -155dBc/Hz at 10MHz Offset -155dBc/Hz at 20MHz Offset
Output Control Function	Standby (on Pad 1) Standby (on Pad 2)
Output Control Input Voltage Logic High (V_{IH})	70% of Vdd Minimum or No Connect to Enable Output and Complementary Output
Output Control Input Voltage Logic Low (V_{IL})	30% of Vdd Maximum to Disable Output and Complementary Output (High Impedance)
Standby Output Enable Time	10mSec Maximum

Standby Output Disable Time	200nSec Maximum
Standby Current	Without Load 10µA Maximum
RMS Phase Jitter	Fj=12kHz to 20MHz (Random) 600fSec Maximum over Nominal Frequency of 10MHz to 50MHz 450fSec Maximum over Nominal Frequency of 50.000001MHz to 99.999999MHz 200fSec Maximum over Nominal Frequency of 100MHz to 200MHz
Period Jitter (Deterministic)	0.2pSec Typical
Period Jitter (Random)	1.0pSec Typical
Period Jitter (One Sigma)	1.5pSec Typical
Period Jitter (tp-p)	40pSec Maximum
Start Up Time	10mSec Maximum
Storage Temperature Range	-55°C to +125°C


PART NUMBERING GUIDE



MECHANICAL DIMENSIONS



SUGGESTED SOLDER PAD LAYOUT




PIN	CONNECTION
1	No Connect Or Standby
2	No Connect Or Standby
3	Case/Ground
4	Output
5	Complementary Output
6	Supply Voltage


All Tolerances are ± 0.1

All Dimensions in Millimeters

OUTPUT WAVEFORM & TIMING DIAGRAM



TEST CIRCUIT FOR STANDBY (PAD 1) AND COMPLEMENTARY OUTPUT




Note 1: An external 0.01 μ F ceramic bypass capacitor in parallel with a 0.1 μ F high frequency ceramic bypass capacitor close to (Less than 2mm) the package ground and supply voltage pin is required.

Note 2: A low capacitance (<12pF), 10X Attenuation Factor, High Impedance (>10Mohms), and High bandwidth (>500MHz) Passive probe is recommended.

Note 3: Test circuit PCB traces need to be designed for a characteristic line impedance of 50 ohms.

TEST CIRCUIT FOR STANDBY (PAD 2) AND COMPLEMENTARY OUTPUT




Note 1: An external 0.01µF ceramic bypass capacitor in parallel with a 0.1µF high frequency ceramic bypass capacitor close to (less than 2mm) the package ground and supply voltage pin is required.

Note 2: A low capacitance (<12pF), 10X Attenuation Factor, High Impedance (>10Mohms), and High bandwidth (>500MHz) Passive probe is recommended.

Note 3: Test circuit PCB traces need to be designed for a characteristic line impedance of 50 ohms.

Compliant to EIA-481

RECOMMENDED SOLDER REFLOW METHOD




HIGH TEMPERATURE INFRARED/CONVECTION

T_S MAX to T_L (Ramp-up Rate)	3°C/Second Maximum
Preheat	
- Temperature Minimum (T _S MIN)	150°C
- Temperature Typical (T _S TYP)	175°C
- Temperature Maximum (T _S MAX)	200°C
- Time (t _s)	60 - 180 Seconds
Ramp-up Rate (T_L to T_P)	3°C/Second Maximum
Time Maintained Above:	
- Temperature (T _L)	217°C
- Time (t _L)	60 - 150 Seconds
Peak Temperature (T_P)	260°C Maximum for 10 Seconds Maximum
Target Peak Temperature (T_P Target)	250°C +0/-5°C
Time within 5°C of actual peak (t_p)	20 - 40 Seconds
Ramp-down Rate	6°C/Second Maximum
Time 25°C to Peak Temperature (t)	8 Minutes Maximum
Moisture Sensitivity Level	Level 1
Additional Notes	Temperatures shown are applied to body of device.

High Temperature Manual Soldering

260°C Maximum for 5 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)

RECOMMENDED SOLDER REFLOW METHOD



LOW TEMPERATURE INFRARED/CONVECTION

T_s MAX to T_L (Ramp-up Rate)	5°C/Second Maximum
Preheat	
- Temperature Minimum (T_s MIN)	N/A
- Temperature Typical (T_s TYP)	150°C
- Temperature Maximum (T_s MAX)	N/A
- Time (t_s)	60 - 120 Seconds
Ramp-up Rate (T_L to T_P)	5°C/Second Maximum
Time Maintained Above:	
- Temperature (T_L)	150°C
- Time (t_L)	200 Seconds Maximum
Peak Temperature (T_P)	240°C Maximum
Target Peak Temperature (T_P Target)	240°C Maximum 2 Times / 230°C Maximum 1 Time
Time within 5°C of actual peak (t_P)	10 Seconds Maximum 2 Times / 80 Seconds Maximum 1 Time
Ramp-down Rate	5°C/Second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1
Additional Notes	Temperatures shown are applied to body of device.

Low Temperature Manual Soldering

185°C Maximum for 10 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)