

#### Is Now Part of



### ON Semiconductor®

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="mailto:Fairchild\_questions@onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



May 2016

#### FDMD8560L

## Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 60 V, 22 A, 3.2 m $\Omega$ Q2: 60 V, 22 A, 3.2 m $\Omega$

#### **Features**

Q1: N-Channel

- Max  $r_{DS(on)}$  = 3.2 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 22 A
- Max  $r_{DS(on)}$  = 5.4 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 18 A

Q2: N-Channel

- Max  $r_{DS(on)}$  = 3.2 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 22 A
- Max  $r_{DS(on)}$  = 5.4 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 18 A
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- RoHS Compliant

#### **General Description**


This device includes two 60V N-Channel MOSFETs in a dual power (5 mm X 6 mm) package. HS source and LS drain internally connected for half/full bridge, low source inductance package, low  $r_{\rm DS(on)}/{\rm Qg}$  FOM silicon.


#### **Applications**

- Synchronous Buck: Primary Switch of Half / Full Bridge Converter for Telecom
- Motor Bridge: Primary Switch of Half / Full Bridge Converter for BLDC Motor
- MV POL: 48V Synchronous Buck Switch
- Half/Full Bridge Secondary Synchronous Rectification









Power 5 x 6

#### **MOSFET Maximum Ratings** T<sub>A</sub> = 25 °C unless otherwise noted.

Symbol	Parameter			Q1	Q2	Units
$V_{DS}$	Drain to Source Voltage			60	60	V
$V_{GS}$	Gate to Source Voltage			±20	±20	V
	Drain Current -Continuous	T <sub>C</sub> = 25 °C	(Note 5)	93	93	
	-Continuous	T <sub>C</sub> = 100 °C	(Note 5)	59	59	^
ID	Drain Current -Continuous	T <sub>A</sub> = 25 °C		22 <sup>1a</sup>	22 <sup>1b</sup>	A
	-Pulsed		(Note 4)	550	550	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	384	384	mJ
Б	Power Dissipation	T <sub>C</sub> = 25 °C		48	48	W
$P_D$	Power Dissipation	T <sub>A</sub> = 25 °C		2.2 <sup>1a</sup>	2.2 <sup>1b</sup>	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Rar	nge		-55 to	+150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.6	2.6	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	55 <sup>1a</sup>	55 <sup>1b</sup>	C/VV

#### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMD8560L	FDMD8560L	Power 5 x 6	13 "	12 mm	3000 units

#### **Electrical Characteristics** $T_J$ = 25 °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Type	Min.	Тур.	Max.	Units
Off Chai	racteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	Q1 Q2	60 60			٧
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25 °C	Q1 Q2		32 32		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V	Q1 Q2			1 1	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	Q1 Q2			±100 ±100	nA

#### On Characteristics

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1 Q2	1.0 1.0	1.6 1.6	3.0 3.0	٧
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C	Q1 Q2		-7 -7		mV/°C
	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 22 A			2.5	3.2	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 18A	Q1		4.1	5.4	
_		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 22 A, T <sub>J</sub> = 125 °C			3.9	5.0	
r <sub>DS(on)</sub>		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 22 A			2.5	3.2	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 18 A	Q2		4.1	5.4	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 22 A, T <sub>J</sub> = 125 °C			3.9	5.0	
9FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 22 A	Q1 Q2		98 98		S

#### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance		Q1 Q2		7420 7420	11130 11130	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V f = 1 MHz	Q1 Q2		1110 1110	1665 1665	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2		38 38	60 60	pF
$R_g$	Gate Resistance		Q1 Q2	0.1 0.1	1.5 1.5	3.0 3.0	Ω


#### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time			Q1 Q2	20 20	35 35	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 22	A	Q1 Q2	15 15	26 26	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	Q1 Q2	57 57	90 90	ns
t <sub>f</sub>	Fall Time				11 11	20 20	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		Q1 Q2	92 92	128 128	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V	V <sub>DD</sub> = 30 V,	Q1 Q2	42 42	59 59	nC
Q <sub>gs</sub>	Gate to Source Charge		I <sub>D</sub> =22 A	Q1 Q2	19 19		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			Q1 Q2	7 7		nC


#### **Electrical Characteristics** T<sub>J</sub> = 25 °C unless otherwise noted.

Symbol	Parameter	Test Conditions		Type	Min.	Тур.	Max.	Units
Drain-S	ource Diode Characteristics							
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 22 A	(Note 2)	Q1 Q2		8.0 8.0	1.3 1.3	V
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A	(Note 2)	Q1 Q2		0.7 0.7	1.2 1.2	V
t <sub>rr</sub>	Reverse Recovery Time	1 = 22 A di/dt = 100 A/		Q1 Q2		53 53	84 84	ns
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = 22 A, di/dt = 100 A/μs		Q1 Q2		44 44	70 70	nC


1.  $R_{\theta,JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.




a. 55 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 55 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



c. 155 °C/W when mounted on a minimum pad of 2 oz copper



d. 155 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.
- 3. Q1:  $E_{AS}$  of 384 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 16 A,  $V_{DD}$  = 60 V,  $V_{GS}$  = 10 V. 100% tested at L = 0.1 mH,  $I_{AS}$  = 51 A. Q2:  $E_{AS}$  of 384 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 16 A,  $V_{DD}$  = 60 V,  $V_{GS}$  = 10 V. 100% tested at L = 0.1 mH,  $I_{AS}$  = 51 A. 4. Pulsed ld please refer to Fig 11 and Fig 24 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

#### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.





Figure 7. Gate Charge Characteristics



100

1000

10

Figure 9. Unclamped Inductive Switching Capability

t<sub>AV</sub>, TIME IN AVALANCHE (ms)

0.1

0.01




Figure 11. Forward Bias Safe **Operating Area** 




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

#### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 13. Junction-to-Case Transient Thermal Response Curve

#### Typical Characteristics (Q2 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted.




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

#### Typical Characteristics (Q2 N-Channel) T<sub>.I</sub> = 25°C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

#### Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted.







Figure 26. Junction-to-Case Transient Thermal Response Curve






# SEE DETAIL A SIDE VIEW

#### RECOMMENDED LAND PATTERN





NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC REGISTRATION, MO-240, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: MKT-PQFN08QREV2



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative