



#### **Features**

- Under Voltage Lock-Out Protection (UVLO) with Hysteresis
- Desaturation Detection
- Miller Clamping
- Open Collector Isolated fault feedback
- "Soft" IGBT Turn-off
- Fault Reset by next LED turn-on (low to high) after fault mute period
- Available in 16-pin SOIC package

## **Applications**

Isolated IGBT/Power MOSFET gate drive

## **Approvals**

- UL 1577 Certified Component
- CSA Certified Component: Certificate 70173160

## **Description**

The IX332B is an advanced 2.5A output current, optically isolated, IGBT gate driver that integrates  $V_{CE}$  desaturation detection, UVLO fault status feedback, and active Miller clamping.


The IX332B is constructed as a power optocoupler with  $4250V_{rms}$  isolation between the control input and power output stages. In addition, an optically isolated, open-collector feedback circuit relays FAULT status to the controller. Both optical isolation circuits employ highly efficient infrared LEDs.

Featuring soft IGBT turn-off, isolated fault feedback, under voltage lock-out with hysteresis, active Miller clamping, and  $V_{\text{CE}}$  desaturation detection, the IX332B offers engineers design flexibility and maximum circuit protection.

## **Ordering Information**

Part	Description
IX332B	16-Pin SOIC Package (50/Tube)
IX332BTR	16-Pin SOIC Package(1000/Reel)

### IX332B Block Diagram












1. Specifications	3
1.1 Package Pinout	
1.2 Pin Description	
1.3 Absolute Maximum Ratings	
1.4 Recommended Operating Conditions	
1.5 Electrical Specifications (DC)	5
1.6 Switching Specifications (AC)	
1.7 Isolation Characteristics	7
2. Performance Data	8
2. Application Information	46
3. Application Information	
3.1 Product Overview.	
3.2 Normal Operation and Application Circuit	
3.3 Desat Protection, Fault Output Condition and Fault Reset	
3.4 DESAT Pin Protection & D <sub>DESAT</sub> Diode Selection.	
3.5 Soft IGBT Turn-Off.	
3.6 Under-Voltage Lockout (UVLO)	
3.7 Active Miller Clamp Function	
3.8 Increasing the Output Drive Current for Higher Power Applications	19
4. Manufacturing Information	20
4.1 Moisture Sensitivity	20
4.2 ESD Sensitivity	
4.3 Soldering Profile	20
4.4 Board Wash	20
4.5 Package Mechanical Dimensions	
4.5.1 IX332B 16-Pin SOIC	



# 1. Specifications

## 1.1 Package Pinout



# 1.2 Pin Description

Pin#	Name	Description
1	$V_S$	Fault Channel Ground
2	V <sub>CC1</sub>	Positive Fault Channel supply voltage. (3.3 V to 5.5 V)
3	FAULT	Fault output. FAULT changes from a high impedance state to a logic low output due to the voltage on the DESAT pin exceeding an internal reference voltage. FAULT output is an open collector output.
4	$V_S$	Fault Channel Ground
5	CATHODE	Cathode
6	ANODE	Anode
7	ANODE	Anode
8	CATHODE	Cathode
9	$V_{EE}$	Output supply voltage return
10	$V_{CLAMP}$	Miller clamp
11	$V_{OUT}$	Gate drive voltage output
12	$V_{EE}$	Output supply voltage return
13	$V_{CC2}$	Positive output supply voltage
14	DESAT	Desaturation voltage input. When the voltage on DESAT exceeds an internal reference voltage of 6.5V while the IGBT is on, FAULT output is changed from a high impedance state to a logic low state.
15	$V_{LED}$	LED anode. This pin must be left unconnected for guaranteed data sheet performance. (For optical coupling testing only)
16	V <sub>E</sub>	Common (IGBT emitter) output supply voltage.



# 1.3 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units	Note
Storage Temperature	T <sub>S</sub>	-	125	°C	-
Operating Temperature	T <sub>A</sub>	- 40	105	°C	2
Output IC Junction Temperature	T <sub>J</sub>	-	125	°C	2
Average Input Current	I <sub>F(AVG)</sub>	-	20	mA	1
Peak Transient Input Current, (<1 μs pulse width, 300pps)	I <sub>F(TRAN)</sub>	-	1	А	-
Reverse Input Voltage	V <sub>R</sub>	-	5	٧	-
"High" Peak Output Current	I <sub>OH(PEAK)</sub>	-	2.5	А	3
"Low" Peak Output Current	I <sub>OL(PEAK)</sub>	-	2.5	А	3
Positive Input Supply Voltage	V <sub>CC1</sub>	- 0.5	7	٧	-
FAULT Output Current	I <sub>FAULT</sub>	-	8	mA	-
FAULT Pin Voltage	V <sub>FAULT</sub>	- 0.5	V <sub>CC1</sub>	V	-
Total Output Supply Voltage	(V <sub>CC2</sub> - V <sub>EE</sub> )	- 0.5	35	V	-
Negative Output Supply Voltage	(V <sub>E</sub> - V <sub>EE</sub> )	- 0.5	15	V	-
Positive Output Supply Voltage	(V <sub>CC2</sub> - V <sub>E</sub> )	- 0.5	35- (V <sub>E</sub> -V <sub>EE</sub> )	V	-
Gate Drive Output Voltage	V <sub>O(PEAK)</sub>	- 0.5	V <sub>CC2</sub>	V	-
Peak Clamping Sinking Current	I <sub>Clamp</sub>	-	1.7	А	-
Miller Clamping Pin Voltage	V <sub>Clamp</sub>	- 0.5	V <sub>CC2</sub>	٧	-
DESAT Voltage	VDESAT	V <sub>E</sub>	V <sub>E</sub> +10	V	-
Input Power Dissipation	P <sub>I</sub>	50	-	mW	-
Output Power Dissipation	P <sub>O</sub>	-	600	mW	2
Isolation Voltage	V <sub>ISO</sub>	4250	-	$V_{rms}$	17,18

# 1.4 Recommended Operating Conditions

Parameter	Symbol	Min	Max	Units	Note
Operating Temperature	T <sub>A</sub>	- 40	105	°C	2
Total Output Supply Voltage	(V <sub>CC2</sub> - V <sub>EE</sub> )	15	30	V	-
Negative Output Supply Voltage	(V <sub>E</sub> - V <sub>EE</sub> )	0	15	V	4
Positive Output Supply Voltage	(V <sub>CC2</sub> - V <sub>EE</sub> )	15	30 (V <sub>E</sub> -V <sub>EE</sub> )	V	-
Input Current (ON)	I <sub>F(ON)</sub>	8	12	mA	-
Input Voltage (OFF)	V <sub>F(OFF)</sub>	- 3.6	0.8	V	-



## 1.5 Electrical Specifications (DC)

Unless otherwise noted, all typical values at  $T_A = 25$ °C,  $V_{CC2}$  -  $V_{EE} = 30$ V,  $V_E$  -  $V_{EE} = 0$ V; all Minimum/Maximum specifications are at Recommended Operating Conditions. Positive Supply Voltage used.

Parameter	Conditions	Symbol	Min	Тур	Max	Units	Fig.	Note
FAULT Logic Low	I <sub>FAULT</sub> = 1.1 mA, V <sub>CC1</sub> = 5.5V	V	-	0.1	0.4	V	-	-
Output Voltage	I <sub>FAULT</sub> = 1.1 mA, V <sub>CC1</sub> = 3.3V	V <sub>FAULTL</sub>	-	0.1	0.4	V	-	-
FAULT Logic High	V <sub>CC1</sub> = 5.5V	1	-	0.037	0.5	Δ.	-	-
Output Current	V <sub>CC1</sub> = 3.3V	3.3V IFAULTH	-	0.016	0.3	μΑ	-	-
High Level	V <sub>O</sub> = V <sub>CC2</sub> - 4V	1	- 0.5	-	-	۸	2,6,22	5
Output Current	V <sub>O</sub> = V <sub>CC2</sub> - 15V	I <sub>OH</sub>	- 2	-	-	A	2,0,22	3
Low Level	$V_{O} = V_{EE} + 2.5V$	1.	0.5	-	-	^	0.7.00	5
Output Current	V <sub>O</sub> = V <sub>EE</sub> + 15V	l <sub>OL</sub>	2	-	-	A	3,7,23	3
Low Level Output Current During Fault Condition	V <sub>OUT</sub> - V <sub>EE</sub> = 14V	l <sub>OLF</sub>	90	121	230	mA	-	-
High Level Output Voltage	I <sub>O</sub> = 100mA	$V_{OH}$	V <sub>CC</sub> -0.5	-	-	V	4,25	-
Low Level Output Voltage	I <sub>O</sub> = 100mA	$V_{OL}$	•	0.166	0.5	V	5,26	-
Clamp Pin Threshold Voltage	-	V <sub>tClamp</sub>	-	3.1	-	V	-	-
Clamp Low Level Sinking Current	$V_{O} = V_{EE} + 2.5V$	I <sub>CL</sub>	0.4	-	-	Α	8	-
High Level Supply Current	I <sub>O</sub> = 0mA	I <sub>CC2H</sub>	-	3.8	5	mA	10,11,27,	-
Low Level Supply Current	I <sub>O</sub> = 0mA	I <sub>CC2L</sub>	-	2.75	5	mA	28	-
Blanking Capacitor Charging Current	V <sub>DESAT</sub> = 2V	I <sub>CHG</sub>	- 0.13	0.247	- 0.33	mA	12,29	6
Blanking Capacitor Discharge Current	V <sub>DESAT</sub> = 7V	I <sub>DISCHG</sub>	10	29	-	mA	30	-
DESAT Threshold	V <sub>CC2</sub> -V <sub>E</sub> >V <sub>UVLO</sub> -	V <sub>DESAT</sub>	6	6.5	7.5	V	13	-
UVLO Threshold	V <sub>O</sub> > 5 V	V <sub>UVLO+</sub>	10.5	11.8	12.5	٧	-	7
OVLO Miesnoid	V <sub>O</sub> < 5 V	V <sub>UVLO-</sub>	9.2	10.4	11.1	V	-	8
UVLO Hysteresis	-	(V <sub>UVLO+</sub> ) - (V <sub>UVLO-</sub> )	0.4	1.4	-	V	-	-
Threshold Input Current Low to High	$I_O = 0 \text{ mA}, V_O > 5 \text{ V}$	I <sub>FLH</sub>	-	0.9	4	mA	-	-
Threshold Input Voltage High to Low		V <sub>FHL</sub>	0.8	-	-	V	-	-
Input Forward Voltage	I <sub>F</sub> = 10 mA	V <sub>F</sub>	1	1.4	1.75	V	-	-
Temperature Coefficient of Input Forward Voltage	-	$\Delta V_F/\Delta T_A$	-	1.3	-	mV/°C	-	-
Input Reverse Breakdown Voltage	I <sub>R</sub> = 10μA	B <sub>VR</sub>	5	-	-	٧	-	-
Input Capacitance	$f = 1MHz, V_F = 0 V$	C <sub>IN</sub>	-	26	-	pF		-



## 1.6 Switching Specifications (AC)

Unless otherwise noted, all typical values at  $T_A = 25$ °C,  $V_{CC2}$  -  $V_{EE} = 30$ V,  $V_E$  -  $V_{EE} = 0$ V; all Minimum/Maximum specifications are at Recommended Operating Conditions. Only Positive Supply Voltage used.

Parameter	Conditions	Symbol	Min	Тур	Max	Units	Fig.	Note
Propagation Delay Time to High Output Level		t <sub>PLH</sub>	70	109	220		1,14,15, 16,17,31	10
Propagation Delay Time to Low Output Level	$R_g = 10\Omega$ , $C_g = 10$ nF,	t <sub>PHL</sub>	70	112	220		1,14,15, 16,17,31	-
Pulse Width Distortion	f = 10kHz,	PWD	-100	3	100	ns	-	9,12
Propagation Delay Difference Between Any Two Parts or Channels	Duty Cycle = 50%, I <sub>F</sub> = 10 mA,	(t <sub>PHL</sub> - t <sub>PLH</sub> ) PDD	-150	-	150		-	11,12
Rise Time	V <sub>CC2</sub> = 30V	t <sub>R</sub>	-	13	-		-	-
Fall Time		t <sub>F</sub>	-	10	-		-	-
DESAT Sense to 90% VO Delay	$C_{DESAT}$ = 100pF, $R_g$ = 10 $\Omega$ , $C_g$ = 10nF, $V_{CC2}$ = 30 V	t <sub>DESAT(90%)</sub>	-	0.2	0.5	μS	18,32,38	14
DESAT Sense to 10% VO Delay	$C_{DESAT} = 100 pF, R_g = 10 \Omega,$ $C_g = 10 nF, V_{CC2} = 30 V$	t <sub>DESAT(10%)</sub>	•	1.7	3	μs	19,20,21, 38	-
DESAT Sense to Low Level FAULT Signal Delay	$\begin{aligned} C_{DESAT} &= 100 \text{pF, R}_F = 2.1 \text{k}\Omega, \\ C_F &= \text{Open, R}_g = 10 \Omega, \\ C_g &= 10 \text{nF, V}_{CC2} = 30 \text{ V} \end{aligned}$	t <sub>DESAT(FAULT)</sub>	-	0.120	0.5	μs	32,38	13
DESAT Sense to DESAT Low Propagation Delay	$C_{DESAT}$ = 100pF, $R_F$ = 2.1k $\Omega$ , $R_g$ = 10 $\Omega$ , $C_g$ = 10nF, $V_{CC2}$ = 30 V	t <sub>DESAT(LOW)</sub>	-	0.1	-	μS	32,38	14
DESAT Input Mute		t <sub>DESAT(MUTE)</sub>	5	-	-	μs	38	-
RESET to High Level FAULT Signal	$C_{DESAT} = 100 pF, R_F = 2.1 k\Omega,$ $R_g = 10\Omega, C_g = 10 nF,$ $V_{CC1} = 5.5 V, V_{CC2} = 30 V$		-	1	2			-
Delay	$C_{DESAT} = 100 pF, R_F = 2.1 k\Omega,$ $R_g = 10\Omega, C_g = 10 nF,$ $V_{CC1} = 3.3 V, V_{CC2} = 30 V$	<sup>t</sup> RESET(FAULT)	0.8	1.1	2.5	н\$	-	•
Output High Level Common Mode	$T_A = 25^{\circ}\text{C}, I_F = 10\text{mA}$ $V_{CM} = 1500\text{V}, V_{CC2} = 30\text{V},$ $R_F = 2.1\text{k}\Omega, C_F = 15\text{pF}$	ICM. I	25	-	-	kV/μs	33,34,35,	15
Transient Immunity	$T_A = 25^{\circ}C$ , $I_F = 10$ mA $V_{CM} = 1500V$ , $V_{CC2} = 30V$ , $R_F$ $= 2.1k\Omega$ , $C_F = 200pF$	-  CM <sub>H</sub>	50	-	-	κν/μ5	36	15,19
Output Low Level Common Mode Transient Immunity	$T_A = 25^{\circ}C$ , $V_F = 0V$ $V_{CM} = 1500V$ , $V_{CC2} = 30V$ , $R_F = 2.1k\Omega$ , $C_F = 15pF$	-  CM <sub>L</sub>	25	-	-	kV/ue	33,34,35,	16
	$T_A = 25^{\circ}C$ , $V_F = 0V$ $V_{CM} = 1500V$ , $V_{CC2} = 30V$ , $R_F = 2.1k\Omega$ , $C_F = 200pF$		50	-	-	- kV/μs	36	10



#### 1.7 Isolation Characteristics

Parameter	Conditions	Symbol	Min	Units	Fig.	Note
Insulation Resistance	V <sub>IO</sub> = 500 V	R <sub>IO</sub>	10 <sup>9</sup>	Ω	-	18
Input-Output Momentary Withstand Voltage	RH < 50%, t = 1 min, T <sub>A</sub> = 25°C	V <sub>ISO</sub>	4250	V <sub>rms</sub>	-	17,18
Capacitance (Input-Output), Typical	f = 1 MHz	C <sub>IO</sub>	0.5	pF	-	-

#### Notes:

- 1. Derate linearly above 70°C free air temperature at a rate of 0.3mA/°C.
- 2. Derate linearly above 25°C free air temperature at a rate of 6.2mW/°C.
- Maximum pulse width = 10μs. This value is intended to allow for component tolerances for designs with IO peak minimum = 2A. Derate linearly from 3A at +25°C to 2.5A at +105°C. This compensates for increased I<sub>OPEAK</sub> due to changes in V<sub>OL</sub> over temperature.
- 4. This supply is optional. Required only when negative gate drive is implemented.
- 5. Maximum pulse width =  $50\mu$ s.
- 6. See the DESAT fault detection blanking time section in the applications notes at the end of this data sheet for further details.
- 7. This is the "increasing" (i.e. turn-on, or "positive going," direction) of  $V_{\text{CC2}}$   $V_{\text{E}}$
- 8. This is the "decreasing" (i.e. turn-off, or "negative going," direction) of  $V_{CC2}$   $V_{E}$
- 9. Pulse Width Distortion (PWD) is defined as |t<sub>PHL</sub> t<sub>PLH</sub>| for any given unit.
- 10. As measured from I<sub>F</sub> to V<sub>O</sub>.
- 11. The difference between  $t_{\text{PHL}}$  and  $t_{\text{PLH}}$  between any two IX332B parts under the same test conditions.
- 12. As measured from ANODE, CATHODE of LED to  $V_{\mbox{\scriptsize OUT}}$
- 13. This is the amount of time from when the DESAT threshold is exceeded, until the FAULT output goes low.
- 14. This is the amount of time the DESAT threshold must be exceeded before V<sub>OUT</sub> begins to go low, and the FAULT output to go low. This is supply voltage dependent.
- 15. Common mode transient immunity in the high state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in the high state (i.e.,  $V_O > 15V$  or FAULT > 2V).
- 16. Common mode transient immunity in the low state is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a low state (i.e., V<sub>O</sub> < 1V or FAULT < 0.8V).</p>
- 17. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage: 5100V<sub>rms</sub> for one second.
- 18. This is a two-terminal measurement: pins 1-8 are shorted together and pins 9-16 are shorted together.
- 19. Split resistors network with a ratio of 1:1 is needed at input LED1. See Figure 36.



## 2. Performance Data

# Figure 1.




Figure 2.




Figure 4.




Figure 3.




Figure 5.






Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.






Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.






Figure 22.  $I_{OH}$  Pulsed &  $V_{OH}$  vs.  $I_{OH}$  Test Circuit




Figure 23. I<sub>OL</sub> Pulsed Test Circuit




Figure 24.  $V_{CL}$  vs.  $I_{CL}$  Test Circuit






Figure 25. V<sub>OH</sub> Test Circuit




Figure 26. V<sub>OL</sub> Test Circuit




Figure 27. I<sub>CC2H</sub> Test Circuit






Figure 28. I<sub>CC2L</sub> Test Circuit




Figure 29. I<sub>CHG</sub> Pulsed Test Circuit




Figure 30. I<sub>DSCHG</sub> Test Circuit






Figure 31. t<sub>PLH</sub>, t<sub>PHL</sub>, t<sub>F</sub>, t<sub>R</sub> Test Circuit




Figure 32. t<sub>DESAT</sub> Fault Test Circuit




Figure 33. CMR Test Circuit LED2 Off






Figure 34. CMR Test Circuit LED2 On




Figure 35. Driver CMR Test Circuit LED1 Off





Figure 36. Driver CMR Test Circuit LED1 On





## 3. Application Information

#### 3.1 Product Overview

The IX332B is a high speed, optically isolated, 2.5A output current gate driver capable of driving power IGBTs and MOSFETs with voltage ratings up to 1200V. It is very well suited for various industrial motor control inverter applications and other power supply systems where isolation and power switch protection is of critical importance.

The driver includes many integrated features such as an active Miller clamp, which simplifies some designs by eliminating the need for negative gate drive and also allows for an inexpensive bootstrap supply for a high side driver. The desaturation detection circuit protects the driven IGBT from short circuits, and provides an isolated optical feedback channel in case a fault condition has occurred. In addition, there is an under voltage lockout (UVLO) that provides protection in case insufficient voltage is present at the gate drive.

This integrated gate driver consists of two isolated channels activated by light emitting diodes which are optically coupled to an integrated driver circuit. This optical circuit arrangement achieves high input to output isolation voltage of 4250Vrms while maintaining high common mode noise immunity. The IX332B is housed in compact 16- Pin SOIC package.

#### 3.2 Normal Operation and Application Circuit

The circuit in **Figure 37** shows the minimum circuit configuration for the IX332B.

Driving the LED turns on the Gate drive voltage  $V_{OUT}$  via the internal isolated gate drive circuitry and PMOS transistor. When LED is turned on,  $V_{OUT}$  approaches  $V_{CC2}$  and provides sufficient gate voltage for the external IGBT device assuming:

$$V_{GEmax} > (V_{CC2} - V_{EE}) > V_{GETH}$$

where  $V_{GEmax}$  is the IGBT maximum specified  $V_{GE}$  voltage and  $V_{GETH}$  is the minimum  $V_{GE}$  threshold of the IGBT device. The UVLO function on the IX332B will prevent the IGBT from turning on if there is not sufficient voltage at the gate as described in **Section 3.6**.

To turn on the device, a nominal current of 10mA is driven through the LED by a standard CMOS gate, transistor or microprocessor I/O line. **Figure 37** shows a microprocessor I/O capable of sinking the required

10mA to activate the LED and the output. R<sub>LED</sub> is the LED limiting resistor where the value is determined by:

$$R_{LED} = \frac{V_{CC1} - V_F}{10mA}$$

where  $V_F$  is the maximum LED forward voltage published on the data sheet. For the example circuit in **Figure 37** for a 3.3V system we have:

$$R_{LED} = \frac{3.3V - 1.5V}{10mA} = 180\Omega$$

which is a standard value.

Referring to the figure,  $D_{DESAT}$  is a fast recovery diode described in **Section 3.4**. Resistor  $R_D$  and capacitor  $C_D$  form a time constant for the DESAT blanking interval. Also,  $R_D$  limits current to the DESAT pin as protection from excessive current damaging the IC.

Resistor  $R_G$  limits gate charge current and controls IGBT rise and fall times. The test circuits use a value of 15 $\Omega$ . The IGBT gate drive components are discussed in more detail in the applications section. The connection from the IX332B through  $R_G$  to the gate of the IGBT should be as low inductance as possible to prevent excessive ringing.


The V<sub>CLAMP</sub> pin is the Miller clamping circuit that connects to the IGBT gate to safely turn off the IGBT in single supply applications.

The two  $0.1\mu F$  capacitors are used for decoupling switching transients and should be placed close to the respective pins in the layout of the PCB.

The  $\overline{\text{FAULT}}$  pin is an open collector output indicating a DESAT. This pin requires an adequately sized pull-up resistor  $R_P$  to  $V_{CC1}$  to be functional. Additionally,  $C_F$  can be installed as a filter capacitor for potential high voltage transients that can couple through the parasitic capacitance of the IX332B or PCB capacitance.



Figure 37. Typical Application Circuit



# 3.3 Desat Protection, Fault Output Condition and Fault Reset

The DESAT protection circuit monitors collector-emitter voltage of the IGBT, and triggers a shutdown when the detector reaches a predetermined threshold voltage, typically 6.5V. The output, V<sub>OUT</sub>, is slowly turned low in order to prevent large di/dt generated voltages. The fault event activates the internal feedback channel that signals logic low to the microcontroller.

In order to make DESAT detection work during normal operation and prevent false triggering, a blanking time is implemented. The blanking time disables the detection circuit for a short period of time to enable the

IGBT to turn on and collector voltage to return to below the detection threshold.


Blanking time is controlled by the internal DESAT charge current, I<sub>CHG</sub>, the V<sub>DESAT</sub> voltage threshold, and the external DESAT capacitor. The blanking time can be calculated with this formula:

$$t_{BLANK} = \frac{C_{BLANK} \bullet V_{DESAT}}{I_{CHG}}$$

The nominal blanking time can be calculated using an initial blanking capacitor value of 100pF. The capacitance value can be adjusted, but smaller values are not recommended.

$$t_{BLANK} = \frac{100pF \bullet 6.5V}{240\mu A} = 2.7\mu s$$

Figure 38. Fault Reset






The fault output pin is an open collector output and requires a pullup resistor,  $R_{\text{F}}$  to provide a high level signal. In addition, the  $\overline{\text{FAULT}}$  output can be OR-ed with additional external protection monitoring circuits. An external capacitor,  $C_{\text{F}}$  on the  $\overline{\text{FAULT}}$  pin for high common mode rejection, CMR, is optional and not required because the IX332B will pass this test without the capacitor.

# 3.4 DESAT Pin Protection & D<sub>DESAT</sub> Diode Selection

Fast recovery, freewheeling diodes across power IGBTs are exposed to very large instantaneous voltage transients, which can be present on the DESAT pin. In order to limit these currents to levels that will not cause damage to the IC, a resistor,  $100\Omega$  to  $1k\Omega$ , should be placed in series with the diode.

The  $D_{DESAT}$  diode should be a fast recovery type with  $t_{rr}$  below 75nS and a breakdown voltage rating of 600V to 1200V, depending on the application. The ES1J-600V diode, or equivalent, would be sufficient.

Figure 39. DESAT Pin Protection



#### 3.5 Soft IGBT Turn-Off

This feature ensures safe IGBT shutdown under fault conditions. The gate driver's V<sub>OUT</sub> turns off the IGBT in a controlled manner that protects the output from developing large voltage spikes due to parasitic lead inductance, which could damage the IGBT.

#### 3.6 Under-Voltage Lockout (UVLO)

In order to ensure proper power stage switching, the IX332B includes an under voltage lock out circuit, UVLO, which prevents the IGBT from turning on when insufficient voltage is present on the gate. The output voltage,  $V_{OUT}$ , remains low as long as the supply voltage,  $V_{CC}$ -  $V_{EE}$ , is less than  $V_{UVLO+}$  during power up. If the supply voltage falls below  $V_{UVLO-}$ , then  $V_{OUT}$  goes low.

#### 3.7 Active Miller Clamp Function

The integrated active Miller clamp circuit enables the controlled sinking of current to ground during high dV/dT turn off transitions. An internal NMOS transistor clamp eliminates the need for the negative supply voltage that is commonly required to safely turn off a power IGBT. When turn-off is initiated, the gate voltage is monitored. The voltage clamp circuit is activated when the gate voltage  $V_{OL}=2.5V$  (typical) relative to  $V_{EE}$ , and while Miller current is approximately 1100mA. During the IGBT turn on cycle,  $V_{CLAMP}$  is disabled.




# 3.8 Increasing the Output Drive Current for Higher Power Applications

Where larger gate drive current is desired or the design calls for implementation of two modules in parallel, an output booster stage may be implemented by including a discrete NPN/PNP totem-pole configuration. The booster transistors should be fast

switching and have sufficient current gain to deliver the desired peak output current. See **Figure 40**.


In addition, an external V-clamp function can be implemented using a PNP transistor and R3 resistor to control the secondary discharge path for higher power applications. See **Figure 41**.

Figure 40. Application Circuit 1



IGBT drive with negative gate drive, external booster and desaturation detection ( $V_{CLAMP}$  should be connected to  $V_{EE}$  when it is not used)  $V_{CLAMP}$  is used as secondary gate discharge path. \* indicates component required for negative gate drive topology.

Figure 41. Application Circuit 2



Large IGBT drive with negative gate drive, external booster. V<sub>CLAMP</sub> control secondary discharge path for higher power application. \* indicates component required for negative gate drive topology.



## 4. Manufacturing Information

#### 4.1 Moisture Sensitivity

All plastic encapsulated semiconductor packages are susceptible to moisture ingression. IXYS Integrated Circuits Division classifies its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, IPC/JEDEC J-STD-020, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL)** classification as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Classification
IX332B	MSL 1

### 4.2 ESD Sensitivity



This product is ESD Sensitive, and should be handled according to the industry standard JESD-625.

#### 4.3 Soldering Profile

Provided in the table below is the Classification Temperature ( $T_C$ ) of this product and the maximum dwell time the body temperature of this device may be ( $T_C$  - 5)°C or greater. The classification temperature sets the Maximum Body Temperature allowed for this device during lead-free reflow processes. For through-hole devices, and any other processes, the guidelines of J-STD-020 must be observed.

Device	Classification Temperature (T <sub>C</sub> )	Dwell Time (t <sub>p</sub> )	Max Reflow Cycles
IX332B	260°C	30 seconds	3

#### 4.4 Board Wash

IXYS Integrated Circuits Division recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to flux or solvents that are Chlorine- or Fluorine-based.











### 4.5 Package Mechanical Dimensions

#### 4.5.1 IX332B 16-Pin SOIC



#### 4.5.2 IX332BTR Tape & Reel



#### For additional information please visit our website at: www.ixysic.com

IXYS Integrated Circuits Division makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in IXYS Integrated Circuits Division's Standard Terms and Conditions of Sale, IXYS Integrated Circuits Division assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of IXYS Integrated Circuits Division's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. IXYS Integrated Circuits Division reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-IX332B-R01 ©Copyright 2019, IXYS Integrated Circuits Division All rights reserved. Printed in USA. 2/1/2019