TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L1 Series

TMP91FY42FG



Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CMOS 16-Bit Microcontrollers TMP91FY42FG

Outline and Features

TMP91FY42F is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91FY42FG comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - General-purpose registers and register banks
 - 16 Mbytes of linear address space
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: 4-channels (593 ns/2 bytes at 27 MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)

RESTRICTIONS ON PRODUCT USE

060925EBP

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as
 - set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

 021023 C
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S


This product uses the Super Flash® technology under the license of Silicon Storage Technology,Inc. Super Flash® is a registered trademark of Silicon Storage Technology,Inc.

- (3) Built-in RAM: 16 Kbytes
 - Built-in ROM: 256 Kbytes Flash memory
 - 4 Kbytes mask ROM (used for booting)
- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus ... Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
- (6) 16-bit timer/event counter: 2 channels
- (7) General-purpose serial interface: 2 channels
 - UART/ Synchronous mode: 2 channels
 - IrDA ver1.0 (115.2 kbps) supported: 1 channel
- (8) Serial bus interface: 1 channel
 - I2C bus mode/clock synchronous Select mode
- (9) 10-bit AD converter (built-in sample hold circuit): 8 channels
- (10) Watchdog timer
- (11) Special timer for clock
- (12) Chip Select/Wait controller: 4 channels
- (13) Interrupts: 45 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 26 internal interrupts; -
 - | Seven selectable priority levels
 - 10 external interrupts:
- (14) Input/Output ports: 81 pins
- (15) Standby function

Three HALT modes: IDLE2 (programmable), IDLE1, STOP

- (16) Clock controller
 - Clock Gear function: Select a high-frequency clock (fc to fc/16)
 - Special timer for CLOCK (fs = 32.768 kHz)
- (17) Operating voltage
 - $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V (fc max} = 27 \text{ MHz, flash memory read operation)}$
 - $V_{CC} = 3.0 \text{ V}$ to 3.6 V (fc max = 27 MHz, flash memory erase/program operations)
- (18) Package
 - 100-pin LQFP: LQFP100-P-1414-0.50F

Note: This LSI does not build in Clock doubler (DFM.)



2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91FY42, their names and functions are as follows:

2.1 Pin Assignment Diagram




Figure 2.1.1 Pin assignment diagram (100-pin LQFP)

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below. Table 2.2.1 Pin names and functions.

Table 2.2.1 Pin names and functions (1/3)

Pin Name	Number of Pins	I/O	Functions
P00~P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level
AD0~AD7		I/O	Address and data (lower): Bits 0 to 7 of address and data bus
P10~P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
AD8~AD15		I/O	Address and data (upper): Bits 8 to 15 for address and data bus
A8~A15		Output	Address: Bits 8 to 15 of address bus
P20~P27	8	I/O	Port 2: I/O port that allows I/O to be selected at the bit level
A0~A7		Output	Address: Bits 0 to 7 of address bus
A16~A23		Output	Address: Bits 16 to 23 of address bus
P30	1	Output	Port 30: Output port
RD		Output	Read: Strobe signal for reading external memory
			This port output RD signal also case of reading internal-area by setting P3
			<p30> = 0 and P3FC <p30f> = 1.</p30f></p30>
P31	1	Output	Port 31: Output port
\overline{WR}		Output	Write: Strobe signal for writing data to pins AD0 to AD7
P32	1	I/O	Port 32: I/O port (with pull-up resistor)
HWR		Output	High Write: Strobe signal for writing data to pins AD8 to AD15
P33	1	1/0	Port-33: I/O port (with pull-up resistor)
WAIT		Input	Wait: Pin used to request CPU bus wait
		,	((1+N) WAIT mode)
P34	1	1/0	Port 34: I/O port (with pull-up resistor)
BUSRQ		Input	Bus Request: Signal used to request Bus Release
P35	1	1/0	Port 35: I/O port (with pull-up resistor)
BUSAK		Output	Bus Acknowledge: Signal used to acknowledge Bus Release
P36	1	1/0	Port 36: I/O port (with pull-up resistor)
R/\overline{W}	'	Output	Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle.
	4	- 11//) i	
P37 BOOT	1//	l/O	Port 36: I/O port (with pull-up resistor)
ВООТ		Input	This pin sets single boot mode. When released reset, Single boot mode is started at P37=Low level.
P40	1	1/0-	Port 40: I/O port (with pull-up resistor)
CS0		Output	Chip Select 0: Outputs 0 when address is within specified address area
		4	
P41 <	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I/O	Port 41: I/O port (with pull-up resistor)
CS1		Output	Chip Select 1: Outputs 0 if address is within specified address area
P42	1°	I/O	Port 42: I/O port (with pull-up resistor)
CS2		Output	Chip Select 2: Outputs 0 if address is within specified address area
P43	\mathcal{L}	1/0	Port 43: I/O port (with pull-up resistor)
CS3		Output	Chip Select 3: Outputs 0 if address is within specified address area
P50~P57	8	Input	Port 5: Pin used to input port
AN0~AN7		Input	Analog input: Pin used to input to AD converter
ADTRG		Input	AD Trigger: Signal used to request start of AD converter (Shared with53 pin)

Table 2.2.1 Pin names and functions (2/3)

	Number		
Pin Name	of Pins	I/O	Functions
P60	1	I/O	Port 60: I/O port
SCK		I/O	Serial bus interface clock in SIO Mode
P61	1	I/O	Port 61: I/O port
SO		Output	Serial bus interface send data at SIO mode
SDA		I/O	Serial bus interface send/recive data at I ² C bus mode
			Open-drain output mode by programmable
P62	1	I/O	Port 62: I/O port
SI		Input	Serial bus interface recive data at SIO mode
SCL		I/O	Serial bus interface clock I/O data at I ² C bus mode
			Open-drain output mode by programmable
P63	1	I/O	Port 63: I/O port
INT0		Input	Interrupt Request Pin 0: Interrupt request pin with programmable level /
			rising edge / falling edge
P64	1	I/O	Port 64: I/O port
SCOUT		Output	System Clock Output: Outputs f _{FPH} or fs clock.
P65	1	I/O	Port 65 I/O port
P66	1	I/O	Port 66 I/O port
P70	1	I/O	Port 70I/O port
TA0IN		Input	8bitt timer 0 input:: Timer 0 input
P71	1	I/O	Port 71I/O port
TA1OUT		Output	8-bit timer 1 output: Timer 0 or Timer 1 output
P72	1	I/O	Port 72I/O port 8bit
TA3OUT		Output	8-bit timer 3 output: Timer 2 or Timer 3 output
P73	1	1/0_	Port 73: I/O port
TA4IN		Input	8-bit timer 4 input: Timer 4 input
P74	1	NO	Port 74: I/O port
TA5OUT		Output	8-bit timer 5 output: Timer 4 or Timer 5 output
P75	1	((1/0)	Port 75: I/O port
TA7OUT		Output	88-bit timer 7 output: Timer 6 or Timer 7 output
P80	1	(7/\ 1/0	Port 80: I/O port
TB0IN0		Input	16bit timer 0 input 0: 16bit Timer 0 count / capture trigger input
INT5		Input	Interrupt Request Pin 5: Interrupt request pin with programmable rising edge
			/ falling edge.
P81	1	1/0_	Port 81: I/O port
TB0IN1		Input	16bit timer 0 input 1: 16bit Timer 0 count / capture trigger input
INT6	\nearrow	Input	Interrupt Request Pin 6: Interrupt request on rising edge
P82	1	1/0	Port 82: I/O port
TB0OUT0		Output	16bit timer 0 output 0: 16bit Timer 0 output
P83	1	Q VO	Port 83: I/O port
TB00UT1		Output	16bit timer 0 output 1: 16bit Timer 0 output
P84	1 /	> (() yo	Port 84: I/O port
TB1IN0	\	Input	16bit timer 1 input 0: 16bit Timer 1 count / capture trigger input
INT7		Input	Interrupt Request Pin 7: Interrupt request pin with programmable rising edge
		<u> </u>	/ falling edge.
P85	1	I/O	Port 85: I/O port
TB1IN1		Input	16bit timer 1 input 1: 16bit Timer 1 count / capture trigger input
INT8		Input	Interrupt Request Pin 8: Interrupt request on rising edge
P86	1	1/0	Port 86: I/O port
TB1OUT0		Output	16bit timer 1 output 0: 16bit Timer 1 output 16bit
P87	1	I/O	Port 87: I/O port
TB1OUT1		Output	16bit timer 1 output 1: 16bit Timer 1 output 16bit 16bit

Table 2.2.1 Pin names and functions (3/3)

Pin Name	Number of Pins	I/O	Functions
P90	1	I/O	Port 90: I/O port
TXD0		Output	Serial Send Data 0 (programmable open-drain)
P91	1	I/O	Port 91: I/O port
RXD0		Input	Serial Receive Data 0
P92	1	I/O	Port 92: I/O port
SCLK0		I/O	Serial Clock I/O 0
CTS0		Input	Serial Data Send Enable 0 (Clear to Send)
P93	1	I/O	Port 93: I/O port
TXD1		Output	Serial Send Data 1 (programmable open-drain)
P94	1	I/O	Port 94: I/O port (with pull-up resistor)
RXD1		Input	Serial Receive Data 1
P95	1	I/O	Port 95: I/O port (with pull-up resistor)
SCLK1		I/O	Serial Clock I/O 1
CTS1		Input	Serial Data Send Enable 1 (Clear to Send)
P96	1	I/O	Port 96: I/O port (open-drain output)
XT1		Input	Low-frequency oscillator connection pin
P97	1	I/O	Port 97: I/O port (open-drain output)
XT2		Output	Low-frequency oscillator connection pin
PA0~PA3	4	I/O	Ports A0 to A3: I/O ports
INT1~INT4		Input	Interrupt Request Pins 1 to 4: Interrupt request pins with programmable rising
			edge / falling edge.
PA4~PA7	4	I/O	Ports A4 to A7: I/O ports
ALE	1	Output	Address Latch Enable
			Can be disabled to reduce noise.
NMI	1	Input	Non-Maskable Interrupt Request Pin: Interrupt request pin with programmable
			falling edge or both edge.
AM0~1	2	Input	Operation mode:
			Fixed to AM1 = 1, AM0 = 1
EMU0	1	Output	Open pin
EMU1	1	Output	Open pin
RESET	1/_	Input	Reset: initializes TMP91FY42. (With pull-up resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1		Power supply pin for AD converter
AVSS	_ 1	\	GND pin for AD converter (0 V)
X1/X2	2	I/O	High-frequency oscillator connection pins
DVCC	$\sqrt{3}$		Power supply pins (All DVCC pins should be connected with the power supply pin.)
DVSS	3	N	GND pins (0 V) (All DVSS pins should be connected with the power supply pin.)

Note: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the BUSRQ and BUSAK signal.

3. Operation

This following describes block by block the functions and operation of the TMP91FY42.

Notes and restrictions for eatch book are outlined in 7 "Points of Note and Restrictions" at the end of this manual.

3.1 CPU

The TMP91FY42 incorporates a high-performance 16-bit CPU (The 900/L1 CPU). For CPU operation, see the "TLCS-900/L1 CPU".

The following describe the unique function of the CPU used in the TMP91FY42; these functions are not covered in the TLCS-900/L1 CPU section.

3.1.1 Reset

When resetting the TMP91FY42 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input to low level for at least 10 system clocks (12µs at 27MHz).

Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= $fc/16 \times 1/2$).

When the reset is accept, the CPU:

• Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<7:0> ← Value at FFFF00H address

PC<15:8> ← Value at FFFF01H address

PC<23:16> ← Value at FFFF02H address

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2;0> of the status register (SR) to 111 (Sets the interrupt level mark register to level 7).
- Sets the <MAX> bit of the status register to 1 (MAX mode).
 (Note: As this product does not support MIN mode, do not write a 0 to the <MAX>.)
- Clears bits <RFP2:0> of the status register to 000 (Sets the register bank to 0).

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
- Sets ALE pin to "High-Z"

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 is a reset timing of the TMP91FY42.




Figure 3.1.1 TMP91FY42 Reset Timing Example

Outline of Operation Modes 3.1.2

There are single-chip and single-boot modes. Which mode is selected depends on the device's pin state after a reset.


- Single-chip mode: The device normally operations in this mode. After a reset, the device starts executing the internal memory program.
- Single-boot mode: This mode is used to rewrite the internal flash memory by serial transfer (UART).

After a reset, internal boot program starts up, executing an on-board rewrite program.

ТТ	able 3.1.1 Opera	tion Mode Setup T	able)	
Operation Mode		Mode Setup Inpo	it Pin	
Operation wode	RESET	воот (Р37)	AM0	AM1
Single-chip mode	/	H (7/5)	H ^	(H)
Single-boot mode	/	L (())		
		4	(\bigcirc
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
		>		
			//	
			<u> </u>	
	7/^			
	7			
1				
\ \ \ \ \				
		>		

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91FY42.



3.3 Triple Clock Function and Standby Function

TMP91FY42 contains (1) Clock gear, (2) Standby controller, and (3) Noise-reducing circuit. It is used for low-power, low-noise systems.

This chapter is organized as follows:

- 3.3.1 Block Diagram of System Clock
- 3.3.2 SFRs
- 3.3.3 System Clock Controller
- 3.3.4 Prescaler Clock Controller
- 3.3.5 Noise Reduction Circuits
- 3.3.6 Standby Controller

2006-11-08

The clock operating modes are as follows: (a) Single clock mode (X1, X2 pins only), (b) Dual clock mode (X1, X2, XT1 and XT2 pins).

Figure 3.3.1 shows a transition figure.





Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the system clock fFPH. The system clock fSYS is defined as the divided clock of fFPH, and one cycle of fSYS is defined to as one state.

TMP91FY42 does not built-in Clock Doubler (DFM).



3.3.1 Block Diagram of System Clock




Figure 3.3.2 Block Diagram of System Clock

Note: TMP91FY42 does not built-in Clock Doubler (DFM).

3.3.2 SFRs

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(00E0H)	Read/Write				R	W	^		
	After reset	1	1	1	0	0	0	0	0
	Function	High- frequency oscillator (fc) 0: Stop	Low- frequency oscillator (fs) 0: Stop 1: Oscillation	High- frequency oscillator (fc) after release of STOP mode 0: Stop 1: Oscillation	Low- frequency oscillator (fs) after release of STOP mode 0: Stop 1: Oscillation	Selects clock after release of STOP mode 0: fc 1: fs	Warm-up timer 0: Write don't care 1: Write start timer 0: Read end warm up	Select presca 00: f _{EPH} (Not 01: Reserved 10: fc/16 11: Reserved	e 2)
			(Note 1)				1: Read do not end warm up		
		7	6	5	4(3	2	119	// 0
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write					\supset	R	(W)	
	After reset			1		0		⊘ 0	0
	Function					Select system clock 0: fc 1: fs	Select gear vi 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16	alue of high fre	quency (fc)
				7	(101: (Reserve	ed)	
							110: (Reserve	ed)	
							111: (Reserve	ed)	
		7	((/6/	5	4	3	2	1	0
SYSCR2	Bit symbol	\mathcal{I}	SCOSEL	WUPTM1	WUPTMO	HALTM1	HALTM0		DRVE
(00E2H)	Read/Write				\\R/W))	1	ı		R/W
	After reset	14	0	1	0	1	1		0
	Function		Selects SCOUT	Warm-up time 00: Reserved		HALT mode 00: Reserved			Pin state control in
^		S	0: fs 1: f _{FPH}	01: 2 ⁸ /inputted 10:2 ¹⁴ /inputted 11:2 ¹⁶ /inputted	d frequency	01: STOP mo 10: IDLE1 mo 11: IDLE2 mo	de		STOP/IDLE1 mode 0: I/O off 1: Remains the state
									before halt

Note 1: SYSCR1
bit7:4>,SYSCR2
bit7,1> are read as undefined value.

Note 2:In case of using built-in SBI circuit, it must set SYSCR0<PRCK1:0> to 00.

Figure 3.3.3 SFR for System Clock

		7	6	5	4	3	2	1	0
DFMCR0 (00E8H)	Bit symbol	ACT1	ACT10	DLUPFG	DLUPTM				
(00⊑6⊓)	Read/Write	R	W	R	R/W				
	After reset	0	0	0	0				
	Function		Always	write "0"					
						^	(7/		
		7	6	5	4	3	2	/ 1	0
DFMCR1 (00E9H)	Bit symbol	ı	ı	ı	ı	- ((-/>		_
(001311)	Read/Write				R/	W			
	After reset	0	0	0	1	0	0	1 (1
	Function		Don't access this register						

Figure 3.3.4 SFR for DFM

Note: TMP91FY42 does not built-in Clock Doubler (DFM).

		7	6	5	4	//3	2	1	0	
EMCCR0	Bit symbol	PROTECT	-			ALEEN	EXTIN	DRVOSCH	DRVOSCL	
(00E3H)	Read/Write	R	_	(())		R/W	//			
	After reset	0	0		0	0	V 0	1	1	
	Function	Protect flag 0: OFF 1: ON	Always write "0"	Always write "1"	Always write "0"	0: ALE output disable 1: ALE output enable	1: fc external clock	fc oscillator driver ability 1: Normal 0: Weak	fs oscillator driver ability 1: Normal 0: Weak	
EMCCR1	Bit symbol				$\bigcap \bigwedge$	7				
(00E4H)	Read/Write	(();	Writing 1FH turns protections off.							
	After reset		M	/riting any va	lue other tha	an 1FH turns	protection or	٦.		
	Function				7/					

Note1: When restarting the oscillator from the stop oscillation state (e.g. restarting the oscillator in STOP mode), set EMCCR0<DRVOSCH>, <DRVOSCL>="4""...

Figure 3.3.5 SFR for Noise Reducing

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle XTEN \rangle = 0$, $\langle SYSCK \rangle = 0$ and $\langle GEAR0:2 \rangle = 100$ will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after a reset.

For example, fsys is set to 0.84 MHz when the 27-MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from NORMAL mode to SLOW mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM0:1>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.1 shows the warm-up times.

- Note 1: When using an oscillator (Other than a resonator) with stable oscillation, a warm-up timer is not needed.
- Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.
- Note 2: Note on using low-frequency oscillation circuit

To connect the low-frequency resonator to port 96, 97, it is necessary to set the following to reduce the power consumption.

(connecting with resonators)

P9CR<P96C:97C> = 11, P9<P96:97> = 00

(connection with oscillators)

P9CR<P96C:97C> = 11, P9<P96:97> = 10

Table 3.3.1 Warm-up Times

Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to NORMAL Mode	Change to SLOW Mode	
01 (28/frequency)	9.0 [μs]	7.8 [ms]	
10 (2 ¹⁴ /frequency)	0.607 [ms]	500 [ms]	
11 (2 ¹⁶ /frequency)	2.427 [ms]	2000 [ms]	

at $f_{OSCH} = 27 \text{ MHz}$, $f_{S} = 32.768 \text{ kHz}$

Example 1: Setting the clock Changing from high frequency (fc) to low frequency (fs). SYSCR0 00E0H SYSCR1 EQU 00E1H SYSCR2 EQU 00E2H LD (SYSCR2), -X11--X-B; Sets warm-up time to 2¹⁶/fs. SET 6, (SYSCR0) Enables low-frequency oscillation. 2, (SYSCR0) SET Clears and starts warm-up timer. WUP: 2, (SYSCR0) BIT Detects stopping of warm-up timer. JR NZ, WUP Changes f_{SYS} from fc to fs, SET 3, (SYSCR1) RES 7, (SYSCR0) Disables high-frequency oscillation. X: Don't care, -: No change <XEN> X1, X2 pins <XTEN> XT1, XT2 pins Warm-up timer Counts up by fSYS Counts up by fs End of warm-up timer <SYSCK> System clock fSYS Enables Clears and starts Chages f_{SYS} Disables low frequency warm-up timer from fc to fs high frequency End of warm-up timer

Example 2: SYSCR0 SYSCR1 SYSCR2 WUP:	Setting the clock Changing from low frequency (fs) to high frequency (fc). EQU 00E0H EQU 00E2H LD (SYSCR2), -X10B; Sets warm-up time to 2 ¹⁴ /fc. SET 7, (SYSCR0); Enables high-frequency oscillation. SET 2, (SYSCR0); Clears and starts warm-up timer. BIT 2, (SYSCR0); Detects stopping of warm-up timer. RES 3, (SYSCR1); Changes f _{SYS} from fs to fc. RES 6, (SYSCR0); Disables low-frequency oscillation.
X: Don't care	, -: No change
<xen></xen>	
X1, X2 pins	-
<xten></xten>	
XT1, XT2 pins	
Warm-up timer	Counts up by fosch
End of warm-up tim	
<sysck></sysck>	fs fc
System clock f _{SYS}	
	Enables Clears and starts Chages fsys
	high frequency warm-up timer ↓ from fs to fc ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
	timer low frequency

(2) Clock gear controller

When the high-frequency clock fc is selected by setting SYSCR1<SYSCK> = 0, fFPH is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example 3: Changing to a high-frequency gear

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0000B ; Changes f_{SYS} to fc/2.

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (Instruction to execute the write cycle).

(Example)

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0001B; Changes f_{SYS} to fc/4.
LD (DUMMY), 00H; Dummy instruction.

Instruction to be executed after clock gear has changed.

(3) Internal colck pin output function

P64/SCOUT pin outputs the internal clocks fFPH or fs.

The port 6 coutrol register P6CR<P64C> = 1, P6FC<P64F> = 1 specifies the SCOUT output pin. The selection of output clock is set by SYSCR2<SCOSEL>.

Table 3.3.2 shows pin states in ther respective operation modes which is under condition that P64/SCOUT pin is specifies as SCOUT output.

Table 3.3.2 SCOUT Rin States in the Operation Modes

			1			
Operation Mode	NORMAL,	HALT Mode				
SCOUT	stow	IDLE2	IDLE1	STOP		
<scosel> = "0"</scosel>		Outputs fs clock		Fixed to "0" or		
<scosel> = "1"</scosel>	Output fFPH clock			"1"		

TOSHIBA

3.3.4 Prescaler Clock Controller

For the internal I/O (TMRA01 to TMRA67, TMRB0 to TMRB1, SIO0 to SIO1,SBI) there is a prescaler which can divide the clock.

The ϕT clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 2. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input. When it's used internal SBI circuit, <PRCK1:0> register must be set to 00.

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.


- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator]
- (4) Disables Output for ALE-pin
- (4) Runaway provision with SFR protection register

The above functions are performed by making the appropriate settings in the EMCCR0 to EMCCR1 registers.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)

The drivability of the oscillator is reduced by writing 0 to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to 1 and the oscillator starts oscillation by normal drivability when the power supply is on. The case of $V_{CC} \le 2.7$ V, it is impossible to use selecting function of drivability of High-frequency oscillator.


Do not write "0" to EMCCR0<DRVOSCH>.

(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. By reset, <DRVOSCL> is initialized to 1.

(3) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing 1 to EMCCR0<EXTIN> register. X2 pin is always outputted 1.

By reset, <EXTIN> is initialized to 0.

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

TOSHIBA

(4) Disables Output for ALE-pin

(Purpose)

Disables output ALE pulse for reducing noise when CPU does not access to external area.



(Setting method)

ALE pin is set to high-impedance by writing "0" to EMCCR0<ALEEN> register. By reset, <ALEEN> is initialized to "0". Write "1" to <ALEEN> before access when CPU will access to external area.

(4) Runaway provision with SFR protection registers


(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is it in the state which is fetch impossibility by stopping of clock, memory control register (CS/WAIT controller) is changed.

Specified SFR list

1. CS/WAIT controller
B0CS, B1CS, B2CS, B3CS, BEXCS,
MSAR0, MSAR1, MSAR2, MSAR3,
MAMR0, MAMR1, MAMR2, MAMR3
2. Clock gear (Only EMCCR1 is available to write).
SYSCR0, SYSCR1, SYSCR2, EMCCR0
4. (DFM)
DFMCR0



(Setting method)

The protect-status is ON by writing except "1FH" Codes to EMCCR1 register, and CPU is disabled to write-operation to the specific-SFR.

The protect-status is OFF by writing "1FH" code to EMCCR1. The protect-status is set to EMCCR0<PROTECT>register.

It is initialized to OFF by resetting.

3.3.6 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.3 shows the registers of setting operation during IDLE2 mode.

Table 3.3.3 SFR Setting Operation during IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRA67	TA67RUN<12TA67>
TMRB0	TB0RUN <i2tb0></i2tb0>
TMRB1	TB1RUN <i2tb1></i2tb1>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
SBI	SBI0BR0 <i2sbi0></i2sbi0>
AD converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

- b. IDLE1: Only the oscillator and the Special timer for CLOCK continue to operate.
- c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.4.

Table 3.3.4 I/O Operation during HALT Modes

		HALT Mode	IDLE2	IDLE1	STOP
		SYSCR2 <haltm1:0></haltm1:0>	11	10	01
		CPU	>	Stop	
	^	I/O ports	Keep the state when the HALT instruction was executed.		See Table 3.3.7, Table 3.3.8
	Block	TMRA01~TMRA67, TMRB0~TMRB1 SIO0~SIO1, SBI AD converter WDT	Available to select operation block	Stop	
		Special timer for CLOCK	Operational availal	ole	
		Interrupt controller	Operate		

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.5.

Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the halt instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the halt instruction. When the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register). However only for INT0 to INT4 and INTRTC, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the the HALT mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at 1.

Note: Usually, interrupts can release all halt status. However, the interrupts (NMI, INTO to INT4, INTRTC) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to the HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Releasing by resetting

Releasing all halt status is executed by resetting.

When the stop mode is released by reset, it is necessry enough resetting time (See Table 3.3.6) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the HALT instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the HALT instruction is executed.)

Status of Received Interrupt			Interrupt E (Interrupt level) ≥ (mask)	Interrupt Disabled (Interrupt level) < (Interrupt mask)				
		HALT mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP		
		NMI	*	•	→ *1	-	-	-		
	ot	INTWD	•	×	×		_	-		
Source of halt state clearance		INT0~INT4 (Note 1)	•	•	◆ *1	0	0	o*1		
		INTRTC	•	•	×	(0)	0	×		
		INT5~INT8	 ♦ (Note2) 	×	×	×	×	×		
	nterrupt	INTTA0~INTTA7	•	×	×	(7/×\\	×	×		
	Inte	INTTB00, INTTB01, INTTB10, INTTB11,INTTB0F0, INTTB0F1	•	×	×		×	×		
		INTRX0~INTRX1, INTTX0~INTTX1	•	×	×	×	×	×		
		INTSBI	•	×	X	×	×	×		
		INTAD	<u> </u>	×	X	×	×	×		
		RESET	Initialize LSI.							

Table 3.3.5 Source of Halt State Clearance and Halt Clearance Operation


- After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.
- x: It can not be used to release the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.

Note1: When the HALT mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level L, interrupt processing is correctly started.

Note2: When the external interrupts INT5 to INT8 are used during IDLE2 mode, set to 1 for TB0RUN<I2TB0> and TB1RUN<I2TB1>.

(Example releasing IDLE1 mode)

An INTO interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the Special timer for CLOCK continue to operate. The system clock in the MCU stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.3.7, Table 3.3.8 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After STOP mode has been cleared, either NORMAL mode or SLOW mode can be selected using the SYSCR0<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set see the sample warm-up times in Table 3.3.6.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.6 Sample Warm-up Times after Clearance of STOP Mode

at $f_{OSCH} = 27 \text{ MHz}$, $f_{S} = 32.768 \text{ kHz}$

S'	YSCR0	SYSCR2 <wuptm1:0></wuptm1:0>						
<rs< th=""><th>SYSCK></th><th>01 (2⁸)</th><th>10 (2¹⁴)</th><th colspan="3">11 (2¹⁶)</th></rs<>	SYSCK>	01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)				
	0 (fc)	9.0 μs	0.607 ms	2.427 ms				
	1 (fs)	7,8 ms	500 ms	2000 ms				

- (Setting example)
- ullet The STOP mode is entered when the low frequency operates, and high frequency operates after releasing due to NMI.




Table 3.3.7 Input buffer state table

		Input Buffer State									
	Input Function Name		When the CPU is		In HALT mode (IDLE2)		In HALT mode (STOP)				
Port Name		During	operating				<drve>=1</drve>		<drve>=0</drve>		
			Reset	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port
P00-07	AD0-AD7		ON upon external		OFF		OFF		OFF		
P10-17	AD8-AD15	OFF	read		OFF		OFF	(())	OFF		
P20-27	-	011	OII			=	OFF	6	OFF		
P32	_		_	ON	_	4	()	(5)	_		
P33	WAIT		ON	ON	OFF		OFF		OFF		
P34	BUSRQ	ON	ON		ON		ON	}	OH		
P35-P37	_	ON			_	ON		ON		OFF	
P40-43	-		-			\mathcal{A}			_		
P50-52, P54-57	_	055		ON upon		-		0.5			
P53	ADTRG	OFF		port read		OFF		OFF	ON	-	
P60	SCK					()	\Diamond		$\langle \hat{\Omega} \rangle$	-	
P61	SDA		ON		ON (ON		OFF		
P62	SCL,SI	1	O.V						<u></u>		
P63	INT0	1				\rightarrow			ON	ON	
P64-66	_	1	_	(†	(-7/4		_		
P70	TAOIN	1	ON	.(ON.		ON)	OFF	-	
P73	TA4IN		ON	4	ON		ON		OFF		
P71-72, P74-75	_				> -) +		-		
P80	INT5,TB0IN0	ON		(ON)		ON		ON			
P81	INT6,TB0IN1	4	ON (ON	^	ON		OFF		
P84 P85	INT7,TB1IN0 INT8,TB1IN1				_						
P82-83,	- INTO, I D I IINT										
P86-87 P90,P93	-				_	2)	_		-		
P91	RXD0				(7/	1				OFF	
P92	SCLK0, CTS0					/	ON				
P94	RXD1	1	ON		QN		ON		OFF		
P95	SCLK1, CTS1		\Diamond						OFF		
P96	XT1 oscillator For port	OFF	OFF	OFF	OFF	OFF	OFF	OFF			
P97		ON	-	(7	-	- ON	_	ON	_	-	
PA0	INT1		<	4							
PA1 PA2	INT2	055	ON	ON	ON	OFF	ON	OFF	ON		
PA2 PA3	INT4	OFF	/ (())		OFF		OFF			
PA4-A7			X -	ノ	_		_		-		
NMI, RESET, AM0,AM1	\\\\	ON	ON	_	ON	_	ON	-	ON	-	
X1	_	-			_	=	OFF	_	OFF	_	
Λī	_				-	_	OIT	_	OLL	_	

ON: The buffer is always turned on. A current flow *1: Port having a pull-up/pull-down resistor. the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

^{*2:} AIN input does not cause a current to flow through the buffer.

^{-:} No applicable

Table 3.3.8 Output buffer state table

		Input Buffer State									1								
	0		When the CPU is		In HALT mode (IDLE2)		In HALT mode (STOP)				1								
Port	Output Function	D	operating				<drve>=1</drve>		<drve>=0</drve>		1								
Name	Name	During Reset	When Used as function Pin	When Used as output Port	When Used as function Pin	When Used as output Port	When Used as function Pin	When Used as output Port	When Used as function Pin	When Used as output Port									
P00-07	AD0-AD7		ON upon		0.55		055				1								
P10-17	AD8-AD15	OFF	external write		OFF		OFF	(())	>										
	A8-A15 A0-A7																		
P20-27	A16-A23	ł					\ (C	7/^	OFF										
P30	RD		ON		ON		ON V	\bigcirc											
P31	WR	ON																	
P32	HWR										*								
P33-34,37	- 114417	ĺ	_		_	1		/	_		*								
P35	BUSAK						6		-			*							
P36	R/W	ł				4					*								
P40	CS0	1						\Diamond			*								
P41	CS1					(0/1					*								
P41	CS2		ON		ON		ON <	\rightarrow (\bigcirc)	OFF		*								
P43	CS3	1						170	(/))		*								
P60	SCK	1																	
P61	SDA,SO]		ON		ON		ON											
P62	SCL			ON	4(ON		OIN											
P63,65-66	-		_		//		=		_	OFF									
P64	SCOUT	OFF	055	055	055	OFF	055	055	055	055	ON		ON	>	ON /	\wedge	OFF		
P70,73	- TA1OUT	OFF	_		7(-/		\bigvee)	_										
P71 P72	TA3OUT			4(
P74	TA5OUT		ON		ON		ON		OFF										
P75	TA7OUT	1))												
P80-81,	_						_	1 (()	_		\/_	1	_						
P84-85 P82	TB0OUT0				/		\ <u>'</u>												
P83	TB0OUT1	ł	(-/ ^															
P86	TB1OUT0		ON ())	ON /		ON		OFF										
P87	TB1OUT1	1				(5)													
P90	TXD0	Ī	(Ω)			71/					ĺ								
P91,94)		$\stackrel{\circ}{\longrightarrow}$	-		-		ĺ								
P92	SCLK0		ON	ĺ .	(ON/<		ON		OFF		ĺ								
P93 P95	TXD1 SCLK1	(()	OIN)	ON		OFF		ĺ								
P96	-	QN	_			1	_		_		1								
P97	For XT2 oscillator	OFF	ON	OFF	ON	OFF	OFF	OFF	OFF										
	For port	ON	OFF	ON	OFF	ON		ON			I								
PA0-A7	- <	OFF	_	311	_	511	-	J.11	-		1								
ALE X2	- (ON	ON		ON	_	ON Output "H"	-	ON Output "H"	-									
				4 [level		level		_								

ON: The buffer is always turned on. When the bus is released, however, output buffers for some *1: Port having a pull-up/pull-down resistor

pins are turned off.

OFF: The buffer is always turned off.

-: Not applicable

3.4 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91FY42 has a total of 45 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources (Software interrupts, illegal instruction interrupt)
- Internal interrupts: 26 sources
- Interrupts on external pins (NMI and INTO to INTS): 10 sources

A (Fixed) individual interrupt vector number is assigned to each interrupt.

One of six (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.


The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).


For example, specifying EI 3 enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = 7) is identical to the EI7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 1 to 6. The EI instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91FY42 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.





3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller.
 - If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
 - (The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (Indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address FFFF00H + interrupt vector and starts the interrupt processing routine.
- (6) The above processing time is 18-states (1.33 μs at 27 MHz) as the best case (16 bits data bus width and 0 waits).

When the CPU compled the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP91FY42 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.4.1 TMP91FY42 Interrupt Vectors Table

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value (V)	Vector Reference Address	Micro DMA Start Vector
1		Reset or "SWI 0" instruction	0000H	FFFF00H	-
2		"SWI 1" instruction	0004H	FFFF04H	_
3		INTUNDEF: Illegal instruction or "SWI 2" instruction	0008H	FFFF08H	_
4		"SWI 3" instruction	000CH	FFFF0CH	_
5		"SWI 4" instruction	0010H	FFFF10H	_
6	Non maskable	"SWI 5" instruction	0014H	FFFF14H	_
7		"SWI 6" instruction	0018H	FFFF18H	_
8		"SWI 7" instruction	001CH	FFFF1CH	_
9		NMI pin	0020H	FFFF20H	-
10		INTWD: Watchdog timer	0024H	FFFF24H	_
_		Micro DMA (MDMA)		-	_
11		INTO pin	0028H	FFFF28H	0AH
12		INT1 pin	002CH	FFFF2CH	0BH
13		INT2 pin	0030H	FFFF30H	0CH
14		INT3 pin	0034H	FFFF34H	0DH
15		INT4 pin	0034H	FFFF38H	0EH
16		INT5pin	003CH	FFFF3CH	0FH
17		INT6 pin	0040H	FFFF40H	10H
18		INT7 pin	0044H	FFFF44H	11H
19		INT8 pin	0048H	FFFF48H	12H
20		INTTA0: 8-bit timer 0	0046H	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	004CH	FFFF50H	14H
22		INTTA1: 8-bit timer 2	0050H 0054H	FFFF54H	14H
			0054H		16H
23		INTTA4: 8-bit timer 3		FFFF58H	
24		INTTAG: 8 bit timer 4	005CH	FFFF5CH	17H
25		INTTAG: 8-bit timer 5	0060H	FFFF60H	18H
26		INTTAG: 8-bit timer 6	0064H	FFFF64H	19H
27		INTTA7: 8-bit timer 7	0068H	FFFF68H	1AH
28	Maskable	JNTTB00: 16-bit timer 0 (TB0RG0)	006CH	FFFF6CH	1BH
29		INTTB01: 16-bit timer 0 (TB0RG1)	0070H	FFFF70H	1CH
30		INTTB10: 16-bit timer 1 (TB0RG0)	0074H	FFFF74H	1DH
31		INTTB11: 16-bit timer 1 (TB0RG1)	0078H	FFFF78H	1EH
32		INTTBOF6: 16-bit timer 0 (Over-flow)	007CH	FFFF7CH	1FH
33	\sim 7	INTTBOF1: 16-bit timer 1 (Over-flow)	0080H	FFFF80H	20H
34		INTRX0: Serial reception (Channel 0)	0084H	FFFF84H	21H
35		INTTX0: Serial transmission (Channel 0)	0088H	FFFF88H	22H
36	$\langle ((\)) \rangle$	INTRX1: Serial reception (Channel 1)	008CH	FFFF8CH	23H
37		INTTX1: Serial transmission (Channel 1)	0090H	FFFF90H	24H
38		INTSBI: SBI interrupt	0094H	FFFF94H	25H
39		INTRTC: Special timer for clock	0098H	FFFF98H	26H
40		INTAD: AD conversion end	009CH	FFFF9CH	27H
41	~	INTTC0: Micro DMA end (Channel 0)	00A0H	FFFFA0H	_
42		INTTC1: Micro DMA end (Channel 1)	00A4H	FFFFA4H	_
43		INTTC2: Micro DMA end (Channel 2)	00A8H	FFFFA8H	
44		INTTC3: Micro DMA end (Channel 3)	00ACH	FFFFACH	_
		(Reserved)	00B0H	FFFFB0H	_
		:	:	:	:
		(Reserved)	00FCH	FFFFFCH	_

3.4.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91FY42 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (Level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. Micro. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode by HALT instruction, the requirement of micro DMA will be ignored (Pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0>=7.

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than 0, the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general-purpose interrupt: Level 1 to 6), first set the interrupt level to 0 (Interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt. (Note)

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA

INTyyy: level 6 with micro DMA

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper-8 bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (One word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see 3.4.2 (4) "Detailed description of the transfer mode register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 30 interrupts shown in the micro DMA start vectors of Table 3.4.1 and by the micro DMA soft start, making a total of 31 interrupts.

Figure 3.4.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even-numberd values.)




Figure 3.4.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle

State 6: Dummy cycle (The address bus remains unchanged from state 5)

States 7 to 8: Micro DMA write cycle

Note 1: If the source address area is an 8-bit bus, it is increased by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

Note 2: If the destination address area is an 8-bit bus, it is increased by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91FY42 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once (If write "0" to each bit, micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register which support the end channel are automatically cleared to "0".

Only one-channel can be set for DMA request at once. (Do not write "1" to plural bits.)


When writing again "1" to the DMAR register, check whether the bit is "0" before writing "1". If read "1", micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA. If execute soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify-write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5 (4	3	2	, 4	0
	DMA	0011			4		DMAR3	DMAR2	DMAR1	DMAR0
DMAR	DMA	89H (Prohibit						// R/	W	
DIVIAR	request register	RMW)					(07/	\bigcirc 0	0	0
	register	TXIVIVV)					$\langle \langle \langle \langle \rangle \rangle \rangle$	ノノ DMA r	equest	

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers in CPU. Data setting for these registers is done by an LDC cr, r instruction.



(4) Detailed description of the transfer mode register

DMAM0 to 0 0 0 Mode DMAM3 Note: When setting a value in this register, write 0 to the upper 3 bits.

						Minimum
			Number of Transfer Bytes	Mode Description	Number of Execution States	Execution Time at fc = 27 MHz
000 (Fixed)	000	00	Byte transfer	Transfer destination address INC mode I/O to memory	8 states	593 ns
		01	Word transfer	(DMADn+) ← (DMASn) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	889 ns
		10	4-byte transfer	ii Diviacii = 0, their iivi remis generated.		
	001	00	Byte transfer	Transfer destination address DEC mode	8 states	593 ns
		01	Word transfer	(DMADn-) ← (DMASn) DMACn ← DMACn - 1	12 states	889 ns
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.		
	010	00	Byte transfer	Transfer source address INC mode	8 states	593 ns
		01	Word transfer	(DMADn) ← (DMASn+) DMACn ← DMACn −1	12 states	889 ns
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.		
	011	00	Byte transfer	Transfer source address DEC mode Memory to I/O	8 states	593 ns
		01	Word transfer	(DMADn) ← (DMASn–) DMACn ← DMACn − 1	12 states	889 ns
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	//	
	100	00	Byte transfer	Fixed address mode	8 states	593 ns
		01	Word transfer	(DMADn) ← (DMASn–) DMACn ← DMACn – 1	12 states	889 ns
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.		
	101	00	Counter mode for co DMASn ← DMASn DMACn ← DMACn		5 states	370 ns
				INTTCn is generated.		

Note 1: "n" is the corresponding micro DMA channels 0 to 3

DMADn+/DMASn+: Post-increment (Increment register value after transfer)

DMADn=/DMASn=: Post-decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (Both translation and destination address area)/0 waits/fc = 27 MHz/selected high-frequency mode (fc \times 1)

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 45 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- when reset occurs
- when the CPU reads the channel vector after accepted its interrupt
- when executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)
- when the CPU receives a micro DMA request (when micro DMA is set)
- when the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.





Figure 3.4.3 Block Diagram of Interrupt Controller

(1) Interrupt level setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	ΓAD			IN	T0	•
	INTO &	0011	IADC	IADM2	IADM1	IADM0	IOC	I0M2	IOM1	IOMO
INTE0AD	INTAD	90H	R		R/W		R		R/W	
	enable		0	0	0	0	0 (<u> </u>	0	0
				IN	T2			IN	T1	
IN ITE 40	INT1 &	0411	I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
INTE12	INT2 enable	91H	R		R/W		R	\mathcal{I}	R/W	
	enable		0	0	0	0	0		0	0
				IN	T4	4		/)) IN	T3	
INITEO 4	INT3&	92H	I4C	I4M2	I4M1	I4M0	13C) 13M2	I3M1	I3M0
INTE34	INT4 enable	92H	R		R/W		(R)		R/W	
	enable		0	0	0	0	6	0	0	0
				IN	T6			IN	T5	
	INT5 &	0011	I6C	I6M2	I6M1	I6M0	I5C	I5M2	I5M1	I5M0
INTE56	INT6 enable	93H	R		R/W	\bigcap	R	6	R/W	
	enable		0	0	0	(0 🛇		0	0
				IN	T8			\\ N	π (//	•
	INT7 &		I8C	I8M2	I8M1	18M0	I7C	IZM2	I7M1	17M0
INTE78	INT8	94H	R		R/W		R		R/W	•
	enable		0	0	0	0	0	20	0	0
				INTTA1	(TMRA1)		((//<	INTTA0	(TMRA0)	<u>I</u>
	INTTA0 &		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
INTETA01		95H	R		R/W	//	R		R/W	•
	enable		0	0	0	0) 0	0	0	0
				INTTA3	(TMRA3)		\vee /	INTTA2	(TMRA2)	
	INTTA2 &	0011	ITA3C	ITA3M2	ITA3M1	//TA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3 enable	96H	R (R/W _		R		R/W	
	enable		0))	0	9	0	0	0	0
			((///)	INTTA5	(TMRA5)	7/		INTTA4	(TMRA4)	
INITETA 45	INTTA4 &	97H	ITA5C	ITA5M2	JTA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	INTTA5 enable	(9/H)	R	_	R/W		R		R/W	
	Chable		0	0	0	0	0	0	0	0
				INTTA7	(TMRA7)			INTTA6	(TMRA6)	
	INTTA6 &	0011	ITA7C	ITA7M2	ITA7M1	ITA7M0	ITA6C	ITA6M2	ITA6M1	ITA6M0
INTETA67	\ ' \	98H	R		R/W		R		R/W	
	enable <		0 (0	0	0	0	0	0	0



	lxxM2	lxxM1	lxxM0	Function (Write)
Γ	0	0	0	Disables interrupt requests
	0	0	1	Sets interrupt priority level to 1
	0	1	0	Sets interrupt priority level to 2
	0	1	1	Sets interrupt priority level to 3
	1	0	0	Sets interrupt priority level to 4
	1	0	1	Sets interrupt priority level to 5
	1	1	0	Sets interrupt priority level to 6
L	1	1	1	Disables interrupt requests

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTTB00			INTTB01	(TMRB0)			INTTB00	(TMRB0)	
INITETOO	&	0011	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	INTTB01	99H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INTTB10			INTTB11	(TMRB1)			INTTB10	(TMRB1)	
INITETO4	&	9AH	ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0
INTETB1	INTTB11	9AH	R		R/W		R	(())	R/W	
	enable		0	0	0	0	0		0	0
	INTTBOF0 &		INT	TBOF1 (TM	RB1 Over-fle	ow) 《	(INT	TBOF0 (TM	IRB0 Over-fl	ow)
INITETED AND	INTTBOF1	ODLI	ITF1C	ITF1M2	ITF1M1	ITF1M0	HF0C	TF0M2	ITF0M1	ITF0M0
INTETB01V	enable	9BH	R		R/W		R		R/W	
	(Over flow)		0	0	0	0	(0)	0	0	0
	INTRX0 &			INT	TX0			INT	RX0	
INITEOO	INTTX0	0011	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0 enable	enable	9CH	R		R/W		R	12	R/W	
			0	0	0	((/o/ \(\)	0 ^	0) o	0
				INT	TX1			INT	RX1)	
INITEO4	INTRX1 & INTTX1	9DH	ITXT1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	enable	900	R		R/W		R ((R/W	
	CHADIC		0	0	0	0	0	~6)	0	0
	INITODI O			INT	RTC	>	(0)	INT	SBI	
INITECODIC	INTSBI & RTC	9EH	IRTCC	IRTCM2	IRTCM1	IRTCM0	ISBIC) ISBIM2	ISBIM1	ISBIM0
INTES2RTC	enable	эш	R	4	R/W		R		R/W	
	CHADIC		0	0	0	(O)	0	0	0	0
	INITTOO			(jyt	TC1			INT	TC0	
INTETC01	INTTC0 & INTTC1	A0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTETCOT	enable	AULI	R/C		R/W		R		R/W	
	CHADIC		0 /	<u>)</u>	0 (/0	0	0	0	0
	INITTOO			INT	TC3			INT	TC2	
INTETC23	INTTC2 &	A1H	(ITC3C)	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	INTTC3 enable	/AHT	R	_	R/W \	\	R		R/W	
	Jilabio		0/	0	(6)	0	0	0	0	0



-			AI.
lxxM2 <	JxxM1	lxxM0	Function (Write)
0	0	0	Disables interrupt requests
0 -	0) 1	Sets interrupt priority level to 1
0	1	0	Sets interrupt priority level to 2
0	1	1	Sets interrupt priority level to 3
1	Õ	0	Sets interrupt priority level to 4
1	0	1	Sets interrupt priority level to 5
1	1	0	Sets interrupt priority level to 6
1	1	1	Disables interrupt requests

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	I4EDGE	I3EDGE	I2EDGE	I1EDGE	I0EDGE	IOLE	NMIREE
							W			
	Interrupt		0	0	0	0	0	0	0	0
	input	8CH	Always	INT4EDGE	INT3EDGE	INT2EDGE	INT1EDGE	INT0EDGE	INT0 mode	1: Operates
IIMC	mode	(Prohibit	write 0	0: Rising	0: Edge	even on				
	control	RMW)		1: Falling	1: Level	rising/				
) \	falling
										edge of
								$(// \wedge$		NMI

INT0 level enable

0	edge detect INT
1	H level INT
NMI risin	g edge enable
0	INT request generation at falling edge

INT request generation at rising/falling edge

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR ← 0AH: Clears interrupt request flag INT0.

Symbol	Name	Address	7	6	<u>)</u> 5	4	3	2	1	0
	Interrupt	88H		#	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	clear control	(Prohibit RMW)	\bigvee		0	0	0	0	0	0
	CONTROL	TXIVIVV)	\sim (\vee	(/ ())			Interrup	t vector		

(4) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority.

Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number (Micro DMA chaining).

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA OV	DMA0	0011					R/	W		-
DMA0V	start vector	80H			0	0	0	0	0	0
	Vector						DMA0 st	art vector		
	DMAA				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1	81H					R/	w (
DIVIATV	start	ОІП			0	0	0	0)) 0	0
vector						DMA1 st	art vector			
	DIALO				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	82H					R	W		
DIVIAZV	start vector	0∠⊓			0	0	(0	0	0	0
	VCCIOI						DMA2 st	art vector		
	DIAAA				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	83H					R/	W	(1)	>
DIVIASV	start vector	03П			0	0		0	0	0
	VCCIOI))DMA3 st	art vector		

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches zero after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to 1 specifies a burst.

		1								
Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA	0011		\neq			DMAR3	DMAR2	DMAR1	DMAR0
D144B	software	89H						R/	W	
DMAR	request	(Prohibit RMW)		A		A	0	0	0	0
	register	KIVIVV)						1: DMA soft	ware reques	t
	D144		Ž	$\bigg \bigg $	4		DMAB3	DMAB2	DMAB1	DMAB0
DMAD	DMA	0.4/10	74			1		R/	W	
DMAB	burst register	8AH		1	\mathcal{H}		0	0	0	0
	register		\mathcal{T}		110	/		1. DMA bu	rst request	

(6) Attention point

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag (Note) between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0008H and reads the interrupt vector address FFFF08H.

To avoid the avobe plogram, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1-instructions (e.g., "NOP" × 1 times).

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

In level mode INT0 is not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically. If the CPU enters the interrupt response sequence as a result of INT0 going from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to level mode so as to release a halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interrupt request flags which were set in level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP ; Wait El instruction El INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by writing INTCLR register.		
and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically. If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait El instruction El INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by	INTO Level Mode	mode the interrupt request flip-flop for INT0 does not function. The
from edge mode to level mode, the interrupt request flag is cleared automatically. If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		
INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		from edge mode to level mode, the interrupt request flag is cleared
interrupt response sequence has been completed. If INT0 is set to level mode so as to release a halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		If the CPU enters the interrupt response sequence as a result of
level mode so as to release a halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		INTO going from 0 to 1, INTO must then be held at 1 until the
the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		interrupt response sequence has been completed. If INTO is set to
(Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		level mode so as to release a halt state, INT0 must be held at 1 from
as a 0, causing INT0 to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		the time INT0 changes from 0 to 1 until the halt state is released.
released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		(Hence, it is necessary to ensure that input noise is not interpreted
When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		as a 0, causing INT0 to revert to 0 before the halt state has been
request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		released.)
Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		When the mode changes from level mode to edge mode, interrupt
sequence. DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		request flags which were set in level mode will not be cleared.
DI LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		Interrupt request flags must be cleared using the following
LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		sequence.
mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		DI
LD (INTCLR), 0AH; Clears interrupt request flag. NOP; Wait EI instruction EI The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		LD (IIMC), 00H; Switches interrupt input mode from level
NOP; Wait El instruction El The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		mode to edge mode.
INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		LD (INTCLR), 0AH; Clears interrupt request flag.
INTRX The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by		NOP ; Wait EI instruction
reading the serial channel receive buffer. It cannot be cleared by		E
	INTRX	The interrupt request flip-flop can only be cleared by a reset or by
writing INTCLR register.		reading the serial channel receive buffer. It cannot be cleared by
		writing INTCLR register.

Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INTO: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input change from high to low after interrupt request has been generated in level mode. (H \rightarrow L)

INTRX: Instruction which read the receive buffer

3.5 Port Functions

The TMP91FY42 features 81-bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.5.1 list the functions of each port pin. Table 3.5.2 list I/O registers and their specifications.

Table 3.5.1 Port Functions (1/2)

(R: PU = with programmable pull-up resistor)

		Number of				Pin Name for Built-in
Port Name	Pin Name	Number of Pins	Direction	R	Direction	
_					Setting Unit	Function
Port 0	P00~P07	8	I/O	-	Bit	AD0 to AD7
Port 1	P10~P17	8	I/O	_	Bit	AD8 to AD15/A8 to A15
Port 2	P20~P27	8	I/O	_	Bit	A16 to A23/A0 to A7
Port 3	P30	1	Output	_	Bit	
	P31	1	Output	-	Bit	WR
	P32	1	I/O	PU	Bit	HWR
	P33	1	I/O	PU	Bit	WAIT
	P34	1	I/O	PU	(//Bit)	BUSRQ
	P35	1	I/O	PU	Bit	BUSAK
	P36	1	I/O	PU	Bit	R/W
	P37	1	I/O	PU	Bit	
Port 4	P40	1	I/O <	PU	Bit	CSO)
	P41	1	1/0	PU	Bit	CS1
	P42	1	1/0	PU	Bit ((/	CS2
	P43	1	1/0	PŬ	Bit	CS3
Port 5	P50 to P57	8	Input	<u> </u>	(Fixed)	AN0 to AN7, ADTRG (P53)
Port 6	P60	1	1/0	-	Bit	SCK
	P61	1	((1/0/)	-	Bit	SO/SDA
	P62	1	1/0	-	Bit	SI/SCL
	P63	1 (1/0	-	Bit	INT0
	P64	1)) I/O		Bit	SCOUT
	P65	1)/ I/O	= \	Bit	
	P66	((1// <	I/O		Bit	
Port 7	P70	\ i	I/O		Bit	TAOIN
	P71 //) 1	/I/Q	//-)	Bit	TA1OUT
	P72	1	1/0		Bit	TA3OUT
	P73	1	1/0	_	Bit	TA4IN
	P74	√ 1	V/O	_/_	Bit	TA5OUT
	P75/>	1	1/0	_	Bit	TA7OUT
Port 8	P80	1	1/0	_	Bit	TB0IN0/INT5
	P81	1 (I/O	-	Bit	TB0IN1/INT6
^ (P82	1	1/0	-	Bit	TB0OUT0
	P83	1)I/O	-	Bit	TB0OUT1
	P84	/> 1()	1/0	-	Bit	TB1IN0/INT7
	P85	1) I/O	-	Bit	TB1IN1/INT8
	P86	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I/O	-	Bit	TB1OUT0
	P87	1	I/O	=	Bit	TB1OUT1
Port 9	P90	1	I/O	-	Bit	TXD0
	P91	1	I/O	-	Bit	RXD0
	P92	1	I/O	-	Bit	SCLK0/CTS0
	P93	1	I/O	-	Bit	TXD1
	P94	1	I/O	-	Bit	RXD1
	P95	1	I/O	-	Bit	SCLK1/CTS1
	P96	1	I/O	-	Bit	XT1
	P97	1	I/O	-	Bit	XT2
Port A	PA0 to PA3	4	I/O	_	Bit	INT1 to INT4
	PA4 to PA7	4	I/O	-	Bit	

Table 3.5.2 I/O Registers and Specifications (1/3)

Port	Pin Name	Specification	After	` '	I/O Register	
ruit	riii inaliile	Specification	reset	Pn	PnCR	PnFC
Port 0	P00 to P07	Input port	•	×	0	
		Output port		×	1	None
		AD0 to AD7 bus (Note 1)		×	×	
Port 1	P10 to P17	Input port	•	×	0	0
		Output port		×		0
		AD8 to AD15 bus (Note 1)		×	(0)	1
		A8 to A15		×	2 1	1
Port 2	P20 to P27	Input port	• <	× (/	0	0
1 011 2	1 20 10 1 27	Output port	<u> </u>	×	$\frac{1}{1}$	0
		A0 to A7 output			> 0	1
		A16 to A23 output		×	1	1
Port 3	P30	· · · · · · · · · · · · · · · · · · ·			1	0
POIL 3	P30	Output port Outputs RD only when		*	.<	(0)
		accessing external space		\> 1	None	1
		Always RD output	// 5)	0 ^		1
	P31	Output port		×	170	(/)0
		Outputs WR only when			None	
		accessing external space	~	× ((7	1
	P32 to P37	Input port (without PU)	,	0	(o)	0
		Input port (with PU)	•	(h)	0	0
		Output port		(×/)) 1	0
	P32	HWR output		\ X	1	1
	P33	WAIT input (without PU)	<	0	0	None
		WAIT input (with PU)) 1	0	
	P34	BUSRQ input (without PU)		\ 0	0	1
		BUSRQ input (with PU)		1	0	1
	P35	BUSAK output		×	1	1
	P36	R/W output		×	1	1
Port 4	P40 to P43	Input port (without PU)	> -	0	0	0
		Input port (with PU)	•	1	0	0
<		Output port		×	1	0
	P40	CS0 output		×	1	1
	P41	CS1 output		×	1	1
\wedge	P42	CS2 output		×	1	1
Port 5	P50 to P57	CS3 output		×	ı	ı
Polt 5	P50 10 P57	Input port AN0 to AN7 input	•	×	No	nο
	P53	ADTRG input		×	INO	iie
Port 6	/	Input port			0	0
LOILO	P60 to P66	Output port	•	×	0	0
				×	1	0
	P60	SCK input		×	0	0
\rightarrow		SCK output		×	1	1
	P61	SDA input		×	0	0
		SDA output (Note 2)		×	1	1
		SO output		×	1	1
	P62	SI input		×	0	0
		SCL input		×	0	0
		SCL output (Note 2)		×	1	1
	P63	INT0 input		×	0	1
	P64	SCOUT output		×	1	1

Table 3.5.3 I/O Registers and Specifications (2/3)

Dowt	Din Nome	Charification	After		I/O Register	,
Port	Pin Name	Specification	reset	Pn	PnCR	PnFC
Port 7	P70 to P75	Input port	•	×	0	0
		Output port		×	1	0
	P70	TA0IN input		×	0	None
	P71	TA1OUT output		×	\1	1
	P72	TA3OUT output		×	(1)	1
	P73	TA4IN input		×	((0))	None
	P74	TA5OUT output		×	T	1
	P75	TA7OUT output		×((/	/ \1	1
Port 8	P80 to P87	Input port	•	/X /.	//0	0
		Output port		X	1	0
	P80	TB0IN0, INT5 input		(x))	0	1
	P81	TB0IN1, INT6 input		X	0	
	P82	TB0OUT0 output	4	×	1 _	(1)
	P83	TB0OUT1 output		×	1 (>	1
	P84	TB1IN0, INT7 input	$7/\wedge$	×	0	1
	P85	TB1IN1, INT8 input		×		(1)
	P86	TB1OUT0 output		×	1	(<i>U</i>)1
	P87	TB1OUT1 output		×		1
Port 9	P90 to P95	Input port	•	×	(0)	0
		Output port		X		0
	P90	TXD0 output		((x// <	1	1
	P91	RXD0 input		\\x\	/ 0	None
	P92	SCLK0 input		\\x	0	0
		SCLK0 output		×	1	1
		CTS0 input		\/x	0	0
	P93	TXD1 output		V ×	1	1
	P94	RXD1 input		×	0	None
	P95	SCLK1 input	7/	×	0	0
		SCLK1 output	\nearrow	×	1	1
		CTS1 input	\rangle	×	0	0
	P96 to P97	Input port //		×	0	
<		Output port (Note 3)	•	×	1	None
	\'\	XT1 to XT2		×	0	
Port A	PA0 to PA7	Input port	•	×	0	0
\\/\		Output port		×	1	0
7,4	PA0	INT1 input		×	0	1
	PA1	INT2 input		×	0	1
	PA2	INT3 input		×	0	1
	PA3	INT4 input		×	0	1

X: Don't care

Note 1: There is not port settting for changing AD0 to AD7 pins. It function is changed automatically by accessing external area.

Note 2: When P61/P62 are used as SDA/SCL open-drain outputs, P60DE<ODEP62:61> is used to set the open-drain output mode.

Note 3: In case using P96 to P97 as Output port, it is open-drain output buffer.

• Note about bus release and programmable pull-up I/O port pins

When the bus is released (e.g., when $\overline{BUSAK}=0$), the output buffers for AD0 to AD15, A0 to A23, and the control signals (\overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} and $\overline{CS0}$ to $\overline{CS3}$) are off and are set to high-impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected ON/OFF by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned ON/OFF in software.

Table 3.5.4 shows the pin states after the bus has been released.

Table 3.5.4 Pin states (after bus release)

Pin Name	The Pin State (v	when the bus is released)
Fill Name	Port Mode	Function Mode
P00~P07 (AD0~AD7) P10~P17 (AD8~AD15/A8~A15)	The state is not changed. (Don't become to high-impedance (HZ)).	Become high-impedance (HZ).
P20~P27 (A16~A23)	1	First sets all bits to high then sets them to High-impedance (HZ).
P30 (RD) P31 (WR)	1	
P32 (HWR) P37	1	Output buffer is OFF. The programmable pull up resistor is ON irrespective of the output.
P36 (R/W) P40 (CSO) P41 (CS1) P42 (CS2)		1
P43 (CS3)		

Figure 3.5.1 shows an example external interface circuit when the bus release function is used.

When the bus is released, neither the internal memory nor the internal I/O can be accessed. However, the internal I/O continues to operate. As a result, the watchdog timer also continues to run. Therefore, the bus release time must be taken into account and care must be taken when setting the detection time for the WDT.




Figure 3.5.1 Interface Circuit Example (Using bus release function)

The above circuit is necessary to set the signal level when the bus is released.


A reset sets P30 (\overline{RD}) and P31 (\overline{WR}) to output, and P40 $(\overline{CS0})$, P41 $(\overline{CS1})$, P42 $(\overline{CS2})$, P43 $(\overline{CS3})$ P32 (\overline{HWR}) and P35 (\overline{BUSAK}) to input with pull-up resistor.



3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P0CR. Resetting resets all bits of the output latch P0, the control register P0CR to 0 and sets port 0 to input mode. In addition to functioning as a general-purpose I/O port, port 0 can also function as an Address data bus (AD0 to AD7).

When external memory is accessed, the port automatically functions as the Address data bus (AD0 to AD7) and all bits of P0CR are cleared to 0.



Note 1: Read-modify-write is prohibited for P0CR.

Note 2: When accessing external, POCR is AD0 to AD7 and it is cleared to 0.

Figure 3.5.3 Register for Port 0

P0


(0000H)

P0CR (0002H)

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR and the function register P1FC. Resetting resets all bits of the output latch P1, the control register P1CR and the function register P1FC to 0 and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 can also function as an Address data bus (AD8 to AD15) and Address bus (A8 to A15).



Port 1 Register

P1 (0001H)

	7	6	5	4	3	2	1	0	
Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10	
Read/Write		R/W							
After reset	Data from external port (Output latch register is cleared to 0.)								

Port 1 Control Register

P1CR (0004H)

	7	6	5	4	3	2	\mathcal{I}	0
Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C/	P11C	P10C
Read/Write				V	V			
After reset	0	0	0	0	0		0	0
Function	Port 1 function settings							
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	•			· · · · · · · · · · · · · · · · · · ·	•

Port 1 Function Register

P1FC (0005H)

	7	6	5	4 7/3	2		> 0
Bit symbol	P17F	P16F	P15F	P14F P13F	P12F	P11F	P10F
Read/Write		W					
After reset	0	0	0	0 0	0/		0
Function				Port 1 function settings			

Port 1 function settings

Note 1: Read-modify-write is prohibited for P1CR and P1FC.

Note 2: $\langle P1xF \rangle$ is bit x in register P1FC; $\langle P1xC \rangle$, in register P1CR.





Figure 3.5.5 Register for Port 1



TOSHIBA

3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P2CR and the function register P2FC. In addition to functioning as a general-purpose I/O port, port 2 can also function as an address bus (A0 to A7) and (A16 to A23).



Port 2 Register

P2 (0006H)

	7	6	5	4	3	2	1	0
Bit symbol	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write		R/W						
After reset	Data from external port (Output latch register is set to 1.)							

Port 2 Control Register

P2CR (0008H)

	7	6	5	4	3	2	(Y)	0
Bit symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
Read/Write		w \ (7/\lambda						
After reset	0	0	0	0	0	\\v^{\curses}	0	0
Function	Port 2 function settings							
		•					•	

Port 2 Function Register

P2FC (0009H)

						<u> </u>		
	7	6	5	4	3	2	1	0
Bit symbol	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
Read/Write				\	()	\Diamond		
After reset	0	0	0	0		0	707	// 0
Function				Port 2 funct	tion settings			

Note 1: Read-modify-write is prohibited for P2CR and P2FC.

Note 2: <P2xF> is bit x in register P2FC; <P2xC>, in register P2CR. To set as an address bus A23 to A16, set P2FC after setting P2CR.

>	Port 2 function settings									
	P2FC <p2xf></p2xf>	0	1							
	0	Input port	Address bus (A7 to A0)							
	1	Output port	Address bus (A16 to A23)							

Figure 3.5.7 Register for Port 2

3.5.4 Port 3 (P30 to P37)


Port 3 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis, but note that P30 and P31 are used for output only. I/O is set using control register P3CR and function register P3FC. Resetting set all bits of output latch P3 to "1", and control register P3CR (Bits 0 and 1 are unused), and function register P3FC to "0". Resetting also outputs 1 frim P30 and P31, sets P32 to P37 to input mode, and connects a pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 3 also functions as an I/O for the CPU's control/status signal.

When P30 pin is defined as $\overline{\text{RD}}$ signal output mode (<P30F> = 1), clearing the output latch register <P30> to 0 outputs the $\overline{\text{RD}}$ strobe (used for the pseudo static RAM) from the P30 pin even when the internal address area is accessed.

If the output latch register <P30> remains 1, the \overline{RD} strobe signal is output only when the external address area is accessed.








Figure 3.5.9 Port 3 (P33, P34)






Figure 3.5.10 Register for Port 3

3.5.5 Port 4 (P40~P43)

Port 4 is a 4-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P4CR and function register P4FC. Resetting, set P40 to P43 of output register to "1", the control register P4CR and function register P4FC reset to "0" and sets port 4 to input mode with pull-up resistor.

In addition to functioning as a general-purpose I/O port, port 4 can also function as chip select output signal ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$).





Note 1: Read-modify-write instructions are prohibited for registers, P4CR and P4FC.

- Note 2: When port 4 is used in Input mode, the P4 register controls the internal pull-up resistor. Read-modify-write instruction is prohibited in Input mode or I/O mode. Setting the internal pull-up resistor may be depend on the states of the input pin.
- Note 3: When output chip select signal ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$), set bit of control register P4CR to "1" after set bit of function register P4FC to "1".
- Note 4: Output latch register is set to "1", and pull-up resistor is connected.

Figure 3.5.12 Register for Port 4

Port 5 (P50 to P57) 3.5.6

Port 5 is an 8-bit input port and can also be used as the analog input pin for the AD converter. P53 can also be used as AD trigger input pin for AD converter.




Figure 3.5.14 Register for Port 5

The input channel selection of AD converter and the permission of AD trigger input of P53 set by AD converter mode register ADMOD1.

P5

3.5.7 Port 6 (P60 to P66)

Port 6 are 7-bit general-purpose I/O ports. Resetting set to input port. All bits of output latch register P6 are set to "1".

In addition to functioning as an I/O port, port 6 can also function as input or output function of serial bus interface. This function enable each function by writing "1" to applicable bit of Port 6 function register P6FC.

Resetting, P6CR and P6FC reset to "0", all bit set input port.

(1) Port 60 (SCK)

In addition to functioning as an I/O port, port 60 can also function as clock SCK I/O port in SIO mode of serial bus interface.





Figure 3.5.15 Port 60


(2) Port 61 (SO/SDA)

In addition to functioning as an I/O port, port 61 can also function as data SDA I/O port in I^2C mode or data SO output pin in SIO mode of serial bus interface.




(3) Port 62 (SI/SCL)

In addition to functioning as an I/O port, port 62 can also function as data receiving pin in SIO mode or clock SCL I/O pin in I²C bus mode of serial bus interface.




(4) Port 63 (INT0)

In addition to functioning as an I/O port, port 63 can also function as INTO input pin of external interrupt.



(5) Port 64 (SCOUT)

In addition to functioning as an I/O port, port 64 can also function as SCOUT output pin for outputs internal clock.



(6) Port 65, 66

Port 65 and 66 functions as input or output ports.






Figure 3.5.20 π - \vdash 65, 66



Note: Read-modify-write instructions are prohibited for registers P6CR and P6FC.




3.5.8 Port 7 (P70 to P75)

Port 7 is a 6-bit general-purpose I/O port. Resetting set to input port.

In addition to functioning as a I/O port, port 70 and 73 can also function as clock input pin TA0IN, TA4IN of 8-bit timer 0, 4 and port 71, 72, 74 and 75 can also function 8-bit timer output pin TA1OUT, TA3OUT, TA5OUT and TA7OUT. This timer output function enable each function by writing "1" to applicable bit of Port 7 function register P7FC.

Resetting, P7CR and P7FC reset to "0", all bit set input port. Reset Direction control (on bit basis) P7CR write P70 (TA0IN) P73 (TA4IN) Output latch В P7 write ⇃ Selector P7 read **TA0IN** TA4IN Reset Direction data bus control (on bit basis) P7CR write Internal Function control on bit basis) P7FC write S Output latch S P7 write Selector P71 (TA1OUT) P72 (TA3OUT) Timer F/F OUT P74 (TA5OUT) TA1OUT: TMRA01 P75 (TA7OUT) TA3OUT: TMRA23 В TA5OUT: TMRA45 TA7OUT: TMRA67 Selector P7 read Figure 3.5.22 Port 7



Read-Modify-Write instructions are prohibited for the registers P7CR and P7FC. Note 1:

P70/TA0IN and P73/TA4IN pin does not have a register changing Port/Function. Note 2:

For example, when it is used as an input port, the input signal is inputted to 8-bit timer.

Figure 3.5.23 Register for Port 7

3.5.9 Port 8 (P80 to P87)

Port 8 is an 8-bit general-purpose I/O port. Resetting set to input port. All bits of output latch register P8 are set to "1".

In addition to functioning as an I/O port, port 8 can also function as clock input of 16-bit timer, output of 16-bit timer F/F and input function of INT5 to INT8. This function enable each function by writing "1" to applicable bit of port 8 function register P8FC.





Figure 3.5.24 Port 8 (P80 to P87)



3.5.10 Port 9 (P90 to P97)

Ports 90 to 95

Ports 90 to 95 are a 6-bit general-purpose I/O port. Resetting set to input port. All bits of output latch register are set to "1".

In addition to functioning as a I/O port, port 90 to 95 can also function as I/O of SIO0, SIO1. This function enable each function by writing "1" to applicable bit of port 9 function register P9FC.

Resetting, P9CR and P9FC reset to "0", all bits set input port

Ports 96 to 97

Ports 96 to 97 are a 2-bit general-purpose I/O port. Case of output port, this is open drain output. Resetting, output latch register and control register set to "1", and set to "High-Z" (High impedance).

In addition to functioning as a I/O port, ports 96 to 97 can also function as low-frequency oscilator connection pin (XT1 and XT2) during using low speed clock function. Therefore, dual clock function can use by setting of system clock control registers SYSCR0 and SYSCR1.

(1) Ports 90 and 93 (TXD0 and TXD1)

In addition to functioning as an I/O port, Ports 90 and 93 can also function as TXD output pin of serial channel.

And P90 and P93 have a programmable open-drain function which can be controlled by the ODE<ODE90, 93> register.




Figure 3.5.26 Ports 90 and 93

(2) Ports 91 and 94 (RXD0 and RXD1)

In addition to functioning as an I/O port, ports 91 and 94 can also function as RXD input pin of serial channel.




Figure 3.5.27 Ports 91 and 94

(3) Ports 92 and 95 (CTSO/SCLKO, CTSI/SCLK1)

In addition to functioning as an I/O port, ports 92 and 95 can also function as $\overline{\text{CTS}}$ input pin or SCLK I/O pin of serial channel.





Figure 3.5.28 Port 92, 95

(4) Ports 96 (XT1) and 97 (XT2)

In addition to functioning as an I/O port, ports 96 and 97 can also function as low frequency oscillator connection pins.



Port 9 Registers

P9 (0019H)

	7	6	5	4	3	2	1	0
Bit symbol	P97	P96	P95	P94	P93	P92	P91	P90
Read/Write		R/W						
After reset	1	1	Data from external port (Output latch register is set to "1".)					'1".)

Port 9 Control Register

P9CR (001CH)

					9			
	7	6	5	4	3	2	1	0
Bit symbol	P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C
Read/Write				V	V		(())	
After reset	1	1	0	0	0	0	0	0
Function				0: Input	1: Output		(5)	
				_		/////	//	

Port9 I/O setting

0	Input
1	Output

2006-11-08

Note: Ports 96 and 97 are open-drain output pins.

Port 9 Function Regist

P9FC (001DH)

			Port 9 Fu	unction Re	gister	<	75		_
	7	6	5	A	\3	2	1	0	
Bit symbol			P95F	JH //	P93F	P92F		P90F	
Read/Write			W		/	N	2/	W	
After reset			0 (0	(9/4)		0	
Function			0: Port		0: Port	0: Port		0: Port	
			1: SCLK1		1: TXD1	1: SCLK0		1: TXD0	
			output			output			
				~					
						V	DOO TYDO	output settin	~
							P9FC <p9< td=""><td></td><td>1</td></p9<>		1
							P9CR <p< td=""><td></td><td>1</td></p<>		1
							1 301(4)	000>	
		$((// \le)$)		7)	$ \longrightarrow $	P92 SCL k	(0 output setti	ina
				(0)	~		P9FC <p9< td=""><td></td><td>1</td></p9<>		1
	(//						P9CR <p< td=""><td></td><td>1</td></p<>		1
							L	-	
			-	2>			P93 TXD1	output settin	a
	^	~					P9FC <p9< td=""><td></td><td>1</td></p9<>		1
				\supset			P9CR <p< td=""><td>93C></td><td>1</td></p<>	93C>	1
		1	\nearrow				1		
							P95 SCL	(1 output setti	ing
))						P9FC <p9< td=""><td></td><td>1</td></p9<>		1
		> ((// ~				P9CR <p< td=""><td>95C></td><td>1</td></p<>	95C>	1
	1/	1 1	1 1						

Note 1: Read-modify-write instructions are prohibited for the registers P9CR and P9FC.

Note 2: When set TXD pin to open-drain output, write "1" to bit0 of ODE register (for TXD0 pin), or bit1 (for TXD1 pin).

P91/RXD0 and P94/RXD1 pin does not have a register changing Port/Function.

For example, when it is also used as an input port, the input signal is inputted to SIO as serial receiving data.

Note 3: Low frequency oscillation circuit


To connect a low frequency resonator to ports 96 and 97, it is necessary to set a following procedure to reduce the consumption power supply.

(Case of resonator connection)

P9CR<P96C, P97C> = "11", P9<P96:97> = "00"


(Case of oscillator connection)


P9CR<P96C, P97C> = "11", P9<P96:97> = "10"




3.5.11 Port A (PA0~PA7)

Port A is an 8-bit general-purpose I/O port. I/Os can be set on a bit basis by control register PACR. After reset, PACR is reset to 0 and port A is set to an input port. Port A0 o A3 can also function as inputs for INT1 to INT4.







3.6 Chip Select/Wait Controller

On the TM91FY42, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 and others).

The pins $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ (which can also function as port pins P40 to P43) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 4 function register P4FC must be set. TMP91FY42 supports connection of external ROM and SRAM.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area.

The input pin controlling these states is the bus wait request pin (WAIT).

3.6.1 Specifying an Address Area

The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to MSAR3) and memory address mask registers (MAMR0 to MAMR3).

At each bus cycle, a compare operation is performed to determine if the address on the specified a location in the CS0 to CS3 area. If the result of the comparison is a match, this indicates an access to the corresponding CS area. In this case, the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal and the bus cycle operates in accordance with the settings in chip select/wait control register B0CS to B3CS. (See 3.6.2 "Chip Select/Wait Control Registers".)

(1) Memory start address registers

Figure 3.6.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper 8 bits (A23 to A16) of the start address in <\$23:16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. Figure 3.6.2 shows the relationship between the start address and the start address register value.

Memory Start	Address Registers	(for areas	CS0 to CS3)

		7	6	5	4	3 \	2	1	0
MSAR0 /MSAR1	Bit symbol	S23	S22	S21	S20	\$19	S18	S17	S16
(00C8H)/(00CAH)	Read/Write				R	w(/)/w			
MSAR2 /MSAR3	After reset	1	1	1	1 (1	_1	1
(00CCH)/ (00CEH)	Function			Determ	ines A23 to	A16 of start addre	SS.		

→ Sets start addresses for areas CS0 to CS3.

Figure 3.6.1 Memory Start Address Register




Figure 3.6.2 Relationship between Start Address and Start Address Register Value

(2) Memory address mask registers

Figure 3.6.3 shows the memory address mask registers. Memory address mask registers MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in memory start address registers MAMR0 to MAMR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to 0 in these registers. Also, the address bits that can be masked by MAMR0 to MAMR3 differ between CS0 to CS3 areas. Accordingly, the size that can be each area is different.

Memory Address Mask Register (for CS0 area)

MAMR0 (00C9H)

	/	7	6	5	4	(3)	2	1	0
В	Bit symbol	V20	V19	V18	V17	V16	V15	V14 to V9	V8
R	Read/Write			-	<\ri>R/	w	^		
Α	fter reset	1	1	1	1	1	1 (>	1	1
F	unction		S	ets size of C	S0 area 0:	Used for add	dress compa	re	

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes

Memory Address Mask Register (CS1)

MAMR1 (00CBH)

		7	6	5	4	3	2	1	0
	Bit symbol	V21	V20	V19	V18	V17//	√ V16	V15 to V9	V8
)	Read/Write			\\ \	R/	W /		-	
	After reset	1	1	1	/1/		1	1	1
	Function	·	Sets size of CS1 area 0: Used for address compare						


Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2, CS3)

MAMR2 / MAMR3 (00CDH) / (00CFH)

		7	6	5	4	3	2	1	0
3	Bit symbol	V22	V21	V20	V19	V18	V17	V16	V15
I)	Read/Write		′	-(0/4)	\ R/	W			
	After reset	1	1	$\sqrt{1}$) 1	1	1	1	1
	Function		Sets	size of CS2 of	or CS3 area	0: Used for	address con	npare	

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.



(3) Setting memory start addresses and address areas

Figure 3.6.4 show an example of specifying a 64-Kbyte address area starting from 010000H using the CS0 areas.

Set 01H in memory start address register MSAR0<S23:16> (Corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH). Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in memory address mask register MAMR0<V20:8> sets the area size This example sets 07H in MAMR0 to specify a 64-Kbyte area.




Figure 3.6.4 Example Showing How to Set the CS0 Area

After a reset, MSAR0 to MSAR3 and MAMR0 to MAMR3 are set to FFH. B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0. This disabling the CS0, CS1 and CS3 areas. However, as B2CS<B2M> to 0 and B2CS<B2E> to 1, CS2 is enabled from 000FE0H to 000FFFH to 003000H to FFFFFFH in TMP91FY42. Also, the bus width and number of waits specified in BEXCS are used for accessing addresses outside the specified CS0 to CS3 area. (See 3.6.2 "Chip Select/Wait Control Registers".)



(4) Address area size specification

Table 3.6.1 shows the relationship between CS area and area size. " Δ " indicates areas that cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by " Δ ", set the start address mask register in the desired steps starting from 000000H.

If the CS2 area is set to 16-Mbytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

a. Valid start addresses



b. Invalid start addresses




Table 3.6.1 Valid Area Sizes for Each CS Area

Size (Bytes) CS Area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	6	0	0	8	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$//_{\Delta}$	Δ	Δ	Δ		
CS1	0	0	/	0) A	Δ	Δ	Δ	Δ	Δ	
CS2	·		0	9	Δ	Δ	Δ	Δ	Δ	Δ	Δ
CS3	\wedge	,	0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ

Note: "Δ" indicates areas that cannot be set by memory start address register and address mask register combinations.

TOSHIBA

3.6.2 Chip Select/Wait Control Registers

Figure 3.6.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 and others) are set in their respective chip select/wait control registers, B0CS to B3CS and BEXCS.

TMP91FY42






Figure 3.6.5 Chip Select/Wait Control Registers

(1) Master enable bits

Bit 7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. Reset disables (Sets to 0) <B0E>, <B1E> and <B3E>, and enabled (Sets to 1) <B2E>. This enables area CS2 only.

(2) Data bus width selection

Bit 3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Table 3.6.2.

Table 3.6.2 Dynamic Bus Sizing

		Table Gloiz Byth	arric bus sizing	*	((/))
Operand Data	Operand Start	Memory Data	CPU Address	CPU	Data //
Bus Width	Address	Bus Width	CI O Addiess	D15 to D8	> D7 to D0
8 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0
	(Even number)	16 bits	2n + 0	XXXXX	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(Odd number)	16 bits	2n +/1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)		2n + 1	// xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	/8 bits	2n + 1	xxxxx	b7 to b0
	(Odd number)		2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
		$\langle \rangle$	2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
<	(Even number)		2n + 1	xxxxx	b15 to b8
			2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
^ ^		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(Odd number)	α	2n + 2	xxxxx	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
			2n + 1	b7 to b0	xxxxx
	7/		2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

Note: xxxxx indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes too high impedance; also, that the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

	Table	3.0.3 Wall Operation Settings
<bxw2:0></bxw2:0>	Number of Waits	Wait Operation
000	2	Inserts a wait of 2 states, irrespective of the WAIT pin state.
001	1	Inserts a wait of 1 state, irrespective of the WAIT pin state.
010	(1 + N)	Samples the state of the WAIT pin after inserting a wait of 1 state. If the WAIT pin is low, the waits continue and the bus cycle is extended until the pin goes high.
011	0	Ends the bus cycle without a wait, regardless of the WAIT pin state.
100	Reserved	Invalid setting
101	3	Inserts a wait of 3 states, irrespective of the WAIT pin state.
110	4	Inserts a wait of 4 states, irrespective of the WAIT pin state.

Table 3.6.3 Wait Operation Settings

A reset sets these bits to 000 (2 waits).

111

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

Inserts a wait of 8 states, irrespective of the WAIT pin state.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (Bit 6 of the chip select/wait control register for CS2) to 0 designates the 16-Mbyte area (005000H~FBFFFFH) as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A reset clears this bit to 0, specifying CS2 as a 16-Mbyte address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

1. Set the memory start address registers MSAR0 to MSAR3. Set the start addresses for CS0 to CS3.

- 2. Set the memory address mask registers MAMR0 to MAMR3. Set the sizes of CS0 to CS3.
- 3. Set the chip select/wait control registers B0CS to B3CS.

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$.

The CS0 to CS3 pins can also function as pins P40 to P43. To output a chip select signal using one of these pins, set the corresponding bit in the port 4 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal I/O and RAM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins.

Setting example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0.

MSAR0 = 01H Start address: 010000H

MAMR0 = 07H Address area: 64 Kbytes

BOCS = 83H ROM/SRAM, 16-bit data bus, 0 waits, CS0 area settings enabled.

3.6.3 Connecting External Memory

Figure 3.6.6 shows an example of how to connect external memory to the TMP91FY42.

In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.6.6 Example of External Memory Connection (ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the port 4 control register P4CR and the port 4 function register P4FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to 1.



3.7 8-Bit Timers (TMRA)

The TMP91FY42 features 8 channel (TMRA0 to TMRA7) built-in 8-bit timers.

These timers are paired into 4 modules: TMRA01, TMRA23, TMRA45 and TMRA67. Each module consists of 8 channels and can operate in any of the following 4 operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.3 show block diagrams for TMRA01, TMRA23, TMRA45 and TMRA67.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flop condition are controlled by 5-byte registers.

We call control registers SFRs: Special function registers.

Each of the four modules (TMRA01, TMRA23, TMRA45 and TMRA67) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block Diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (Programmable pulse generation) output mode
 - (4) 8-bit PWM (Pulse width modulation) output mode
 - (5) Settings for each mode

Table 3.7.1 Registers and Pins for Each Module

	Module	TMRA01	TMRA23	TMRA45	TMRA67
External	Input pin for external clock	TA0IN (shared with P70)	None	TA4IN (shared with P73)	None
pin	Output pin for timer	TA1OUT	TA3OUT	TA5OUT	TA7OUT
	flip-flop	(shared with P71)	(shared with P72)	(shared with P74)	(shared with P75)
	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)	TA45RUN (0110H)	TA67RUN (0118H)
	Timer register	TA0REG (0102H)	TA2REG (010AH)	TA4REG (0112H)	TA6REG (011AH)
CED	Timer register	TA1REG (0103H)	TA3REG (010BH)	TA5REG (0113H)	TA7REG (011BH)
SFR (Address)	Timer mode register TA01MOD (0104H)		TA23MOD (010CH)	TA45MOD (0114H)	TA67MOD (011CH)
	Timer flip-flop control register	' ' TA1FFCR (0105H)		TA3FFCR (010DH) TA5FFCR (0115H)	

3.7.1 Block Diagrams







Figure 3.7.1 TMRA01 Block Diagram







3.7.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The φT0 as the input clock to prescaler is a clock divided by 4 which selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA01PRUN> in the timer control register. Setting <TA01PRUN> to 1 starts the count; setting <TA01PRUN> to 0 clears the prescaler to 0 and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Table 3.7.2 Prescaler Output Clock Resolution

at fc = 27MHz, fs = 32.768 kHz

System Clock	Prescaler Clock	Gear Value	Prescaler Output Clock Resolution					
Selection SYSCR1 <sysck></sysck>	Selection SYSCR0 <prck1:0></prck1:0>	SYSCR1 <gear2:0></gear2:0>	φТ1 (фТ4	фТ16	фТ256		
1 (fs)		XXX	2 ³ /fs (244 μs)	2 ⁵ /fs (977 μs)	2 ⁷ /fs (3.9 ms)	2 ¹¹ /fs (62.5 ms)		
	00 (f _{FPH})	000 (fc)	2 ³ /fc (0.3 μs)	2 ⁵ /fc (1.2 μs)	2 ⁷ /fc (4.7μs)	2 ¹¹ /fc (75.9 μs)		
		001 (fc/2)	2 ⁴ /fc (0.6 μs)	2 ⁶ /fc (2.4 μs)	2 ⁸ /fc (9.5 μs)	2 ¹² /fc (151.7 μs)		
		010 (fc/4)	2 ⁵ /fc (1.2 μs)	2 ⁷ /fc (4.7 μs)	2 ⁹ /fc (19.0 μs)	2 ¹³ /fc (303.4 μs)		
0 (fc)		011 (fc/8)	2 ⁶ /fc (2.4 μs)	2 ⁸ /fc (9.5 μs)	2 ¹⁰ /fc (37.9 μs)	2 ¹⁴ /fc (606.8 μs)		
		100 (fc/16)	2 ⁷ /fc (4.7 μs)	2 ⁹ /fc (19.0 μs)	2 ¹¹ /fc (75.9 μs)	2 ¹⁵ /fc (1213.6 μs)		
	10 (fc/16 clock)	xxx	2 ⁷ /fc (4.7 μs)	2 ⁹ /fc (19.0 μs)	2 ¹¹ /fc (75.9 μs)	2 ¹⁵ /fc (1213.6 μs)		

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕ T1, ϕ T4 or ϕ T16. The clock setting is specified by the value set in TA01MOD<TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16 or ϕ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if $\langle TA0RDE \rangle = 0$ and enabled if $\langle TA0RDE \rangle = 1$.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to 1, and write the following data to the register buffer. Figure 3.7.5 show the configuration of TA0REG.




Figure 3.7.5 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer.

When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TAOREG: 000102H TA1REG: 000103H

TA2REG: 00010AH TA3REG: 00010BH

TA4REG: 000112H TA5REG: 000113H

TA6REG: 00011AH TA7REG: 00011BH

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flop control register.

A reset clears the value of TA1FF1 to 0.

Writing 01 or 10 to TA1FFCR<TA1FFC1:0> sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin (Concurrent with P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port 7 function register P7CR, P7FC.

3.7.3 **SFRs**

TMRA01 Run Register

					-					
		7	6	5	4	3	2	1	0	
TA01RUN	Bit symbol	TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN	
(0100H)	Read/Write	R/W					.R/	W		
	After reset	0				0	0	0	0	
	Function	Double				IDLE2	TMRA01	Up	Up	
		buffer				0: Stop	prescaler	counter	counter	
		0: Disable				1: Operate	6	(UC1)	(UC0)	
		1: Enable				^	0: Stop and clear			
							1: Run (Co	unt up)		
		TA0REG dou	uble buffer co	ontrol				→ Timer run	/stop control	
	0 Disable							0 ,8	top and clear	
		1 Enal	ble			41		1 _ R	un (Count up	
	•									

Note: The values of bits 4, 5, 6 of TA01RUN are undefined when read.

				TMRA2	3 Run Reg	gister				
		7	6	5 (4	3	(2)) 1	0	
TA23RUN	Bit symbol	TA2RDE	/	Y		I2TA23	TA23PRUN	TA3RUN	TA2RUN	
(0108H)	Read/Write	R/W		A A	7		R/	W		
	After reset	0				< Q) \0	0	0	
	Function	Double			~	IDLE2	TMRA23	Up	Up	
		buffer				0: Stop	prescaler	counter	counter	
		0: Disable		7 ^		1: Operate	*	(UC3)	(UC2)	
		1: Enable			_		0: Stop and clear			
					1		1: Run (Count up)			
TA2REG double buffer control Timer run/sto										
		0 Disak	le		((//5)			0 St	op and clear	
		1 Enab	le					1 R	un (Count up)	

Note: The values of bits 4, 5, 6 of TA23RUN are undefined when read.

Figure 3.7.6 TMRA Registers

TMRA45 Run Register

TA45RUN (0110H)

	7	6	5	4	3	2	1	0
Bit symbol	TA5RDE				I2TA45	TA45PRUN	TA5RUN	TA5RUN
Read/Write	R/W					R/	W	
After reset	0				0	0	0	0
Function	Double				IDLE2	TMRA45	Up	Up
	buffer				0: Stop	prescaler /	counter	counter
	0: Disable				1: Operate	\	(UC5)	(UC4)
	1: Enable					0: Stop and	clear	
					^	1: Run (Coι	ınt up)	
	TA4REG double buffer control Timer run/stop contr							

Disable Enable

Stop and clear Run (Count up)

Note: The values of bits 4, 5, 6 of TA45RUN are undefined when read.

TMRA23 Run Register

TA67RUN (0118H)

_	TWI O LEG TRUIT TREGISTED									
		7	6	5	4	√ 3	2	<u> </u>	0	
٧	Bit symbol	TA6RDE		7		I2TA67	TA67PRUN	TA7RUN	TA6RUN	
	Read/Write	R/W		4	Z		R/A	V		
	After reset	0		A A	\oint	0	0	0	0	
	Function	Double				IDLE2	TMRA67	Up	Up	
		buffer			\	0: Stop	prescaler	counter	counter	
		0: Disable				1: Operate	Y /	(UC7)	(UC6)	
		1: Enable		7 ^			0: Stop and	clear		
					_		1: Run (Cou	nt up)		
		\downarrow			1	(7)		•	·	
		TAGREG dou	ible buffer co	ntrol				Timer run/	stop control	

Disable Enable

Stop and clear Run (Count up)

Note: The values of bits 4, 5, 6 of TA67RUN are undefined when read.

Figure 3.7.7 TMRA Registers

TMRA01 Mode Register

TA01MOD (0104H)

	7	6	5	4	3	2	1	0
Bit symbol	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
Read/Write				R	/W			
After reset	0	0	0	0	0	0	0	0
Function	Operation r 00: 8-bit tim 01: 16-bit ti 10: 8-bit PF 11: 8-bit PV	ner mode mer mode PG mode	PWM cycle 00: Reserve 01: 2 ⁶ 10: 2 ⁷ 11: 2 ⁸		Source clock 00: TA0TR 01: φT1 10: φT16 11: φT256		Source clock 00: TAOIN 01: \$T1 10: \$T4 11: \$T16	

TMRA0 source clock selection

	00	TA0IN input	
TA001 K4.0	01	φ T 1	
<ta0clk1:0></ta0clk1:0>	10	φТ4	
	11	φT16	

TMRA1 source clock selection

		TA01MOD	TA01MOD
		<ta01m1:0> ≠ 01</ta01m1:0>	<ta01m1:0>=01</ta01m1:0>
	00	Comparator	
	00	output from TMRA0	Overflow output from
<ta1clk1:0></ta1clk1:0>	01	φT1	TMRA0
	10	фТ16	(16-bit timer mode)
	11 🗸	φT256	

PWM cycle selection

	00	Reserved
-D\\/\\\01+00-	01	2 ⁶ × source clock
<pwm01:00></pwm01:00>	10	2 ⁷ × source clock
	11	2 ⁸ × source clock

TMRA0 source clock selection

INAU Source Clock sele	AO Source clock selection								
	00	8-bit timers 2ch							
	01	16-bit timer							
<ta01ma1:0></ta01ma1:0>	_10	8-bit PPG							
		8-bit PWM (TMRA0),							
· ·	11	8-bit timer (TMRA1)							

Figure 3.7.8 TMRA Registers

TMRA23 Mode Register

TA23MOD (010CH)

	/	7	6	5	4	3	2	1	0			
Bit s	symbol	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0			
Rea	ıd/Write				R/	W						
Afte	r reset	0	0	0	0	0	0	0	0			
Fun	ction	Operation mode		PWM cycle		TMRA3 clock for TMRA3		TMRA2 clock for TMRA2				
		00: 8-bit tim	ner mode	00: Reserve	Reserved 00: TA2TRG		G	00: Reserved				
		01: 16-bit ti	mer mode	01: 2 ⁶		01: φT1		01: φT1				
		10: 8-bit PPG mode		10: 2 ⁷		10: φT16		10: φΤ4				
		11: 8-bit PV	VM mode	11: 2 ⁸		11: φT256		11: φT16				

TMRA2 source clock selection

<ta2clk1:0></ta2clk1:0>	00	Don't set
	01	φT1
	10	φТ4
	11	φT16

TMRA3 source clock selection

٠	trio source diddit sere	Otion	1 / /	
Ī			TA23MOD	TA23MOD
			<ta23m1:0> ≠ 01</ta23m1:0>	<ta23m1:0> = 01</ta23m1:0>
		00	Comparator output from TMRA2	Overflow output from
	<ta3clk1:0></ta3clk1:0>	01	φT1	TMRA2
		10	φT16	(16-bit timer mode)
		11	φT256	$((// \leq))$

PWM cycle selection

0,010 0010011011		
FINANCE OF	00 Reserved	
	01 2 ⁶ × source clock	
<pwm21:20></pwm21:20>	10 2 ⁷ × source clock	
	11 2 ⁸ × source clock	

TMRA2 source clock selection

)) 00	8-bit timers 2ch
	01	16-bit timer
<ta23ma1:0></ta23ma1:0>	10	8-bit PPG
		8-bit PWM (TMRA2),
	(11	8-bit timer (TMRA3)

Figure 3.7.9 TMRA Registers

TMRA45 Mode Register

TA45MOD (0114H)

	TWINT TO MODE TO GIOLO							
	7	6	5	4	3	2	1	0
Bit symbol	TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
Read/Write	R/W							
After reset	0	0	0	0	0	0 ^	0	0
Function	Operation mode		PWM cycle		Source clock for TMRA5		Source clock for TMRA4	
	00: 8-bit timer mode		00: Reserved		00: TA4TR	G (00: TA4IN	oin
	01: 16-bit tir	mer mode	01: 2 ⁶		01: φT1	\	01: φT1	
	10: 8-bit PPG mode		10: 2 ⁷		10: φT16		10: φT4	
	11: 8-bit PV	VM mode	11: 2 ⁸		11: φT256		11: _{\$\phi\$T16\$}	
	11: 8-bit PV	VM mode	11: 2°		11: φT256		11: ¢T16	

TMRA4 source clock selection

<ta4clk1:0></ta4clk1:0>	00	TA4IN input	
	01	φ T 1	
	10	φТ4	
	11	φT16	

TMRA5 source clock selection

		TA45MOD <ta45m1:0> ≠ 01</ta45m1:0>	TA45MOD <ta45m1:0> = 01</ta45m1:0>
<ta5clk1:0></ta5clk1:0>	00	Comparator output from TMRA4	Overflow output from
	01	φ 1 1	TMRA4
	10 📈	φT16	(16-bit timer mode)
	11	φT256	

PWM cycle selection

VIVI CYCIE SEIECHOIT	1 \	
		Reserved
DIAMAT OO	01	2 ⁶ × source clock
<pwm45:00></pwm45:00>	10	2 ⁷ × source clock
	11	2 ⁸ × source clock

TMRA45 source clock selection

III VAA 3 SOUTCE CLOCK SCIECTION				
	00 <	8-bit timers 2ch		
	01	16-bit timer		
<ta45ma1:0></ta45ma1:0>	10	8-bit PPG		
	11	8-bit PWM (TMRA4),		
	11	8-bit timer (TMRA5)		

Figure 3.7.10 TMRA Registers

TMRA67 Mode Register

TA67MOD (011CH)

Tivil (107 Widde Register									
	/	7	6	5	4	3	2	1	0
Bit symbol		TA67M1	TA67M0	PWM61	PWM60	TA7CLK1	TA7CLK0	TA6CLK1	TA6CLK0
Read/Write	е	R/W							
After reset	t	0	0	0	0	0	0 ^	0	0
Function		Operation r	node	PWM cycle		TMRA7 clock	c for TMRA7	TMRA6 clock	c for TMRA6
		00: 8-bit tim	ner mode	00: Reserve	ed	00: TA6TR	G (00: Reserve	ed
		01: 16-bit ti	mer mode	01: 2 ⁶		01: φT1	\	01: φT1	
		10: 8-bit PF	G mode	10: 2 ⁷		10: φT16		10: φT4	
		11: 8-bit PV	VM mode	11: 2 ⁸		11: _♦ T256		11; φT16	

TMRA6 source clock selection

	00	Don't set
TACCLICATO	01	φT1
<ta6clk1:0></ta6clk1:0>	10	φТ4
	11	фТ16

TMRA7 source clock selection

		TA67MOD	TA67MOD
		<ta67m1:0> ≠ 01</ta67m1:0>	<ta67m1:0>=01</ta67m1:0>
	00	Comparator	
	00	output from TMRA6	Overflow output from
<ta7clk1:0></ta7clk1:0>	01	φT1	TMRA6
	10	фТ16	(16-bit timer mode)
	11 🗸	φT256	

PWM cycle selection

//
/
~

TMRA67 source clock selection

RA67 Source clock selection						
	00	8-bit timers 2ch				
	01	16-bit timer				
<ta67ma1:0></ta67ma1:0>	_10	8-bit PPG				
	11	8-bit PWM (TMRA6),				
_		8-bit timer (TMRA7)				

Figure 3.7.11 TMRA Registers

TMRA1 Flip-Flop Control Register

TA1FFCR (0105H)

Readmodify-write instructions are prohibited.

	· · · · · · · · · · · · · · · · · · ·								
	7	6	5	4	3	2	1	0	
Bit symbol					TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS	
Read/Write					R/	W	R/	/W	
After reset					1	1	0	0	
Function					00: Invert T		TA1FF	TA1FF inversion	
					10: Clear T		inversion	select	
					11: Don't ca	are	0: Disable	0: TMRA0	
							1: Enable	1: TMRA1	

Inverse signal for timer flip-flop 1 (TA1FF) (Don't care except in 8-bit timer mode)

TAAFFIC	0	Inversion by TMRA0	
TA1FFIS	1	Inversion by TMRA1	

Inversion of TA1FF

TA45515	0	Disabled	\Diamond
TA1FFIE	1	Enabled	

Control of TA1FF

	00	Inverts the value of TA1FF
.TA4FFC4.05	01	Sets TA1FF to 1
<ta1ffc1:0></ta1ffc1:0>	10	Clears TA1FF to 0
	11 📈	Don't care

Note: The values of bits 4, 5, 6 of TA1FFCR are undefined when read.

Figure 3.7.12 TMRA Registers

TMRA3 Flip-Flop Control Register

TA3FFCR (010DH)

Readmodify-write instructions are prohibited.

TWINTAGE INPERIOR CONTROL REGISTER								
	7	6	5	4	3	2	1	0
Bit symbol					TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
Read/Write					R/	W	R/	W
After reset					1	1	0	0
Function					00: Invert T	A3FF <	TA3FF	TA3FF
					01: Set TA3	3FF	control for	inversion
					10: Clear T	A3FF	inversion	select
					11: Don't ca	are	0: Disable	0: TMRA2
							1: Enable	1: TMRA3

Inverse signal for timer flip-flop 3 (TA3FF) (Don't care except in 8-bit timer mode)

TA05510	0	Inversion by TMRA2	(())
TA3FFIS	1	Inversion by TMRA3	

Inversion of TA3FF

TA05515	0	Disabled	(7/4)	
TA3FFIE	1	Enabled		

Control of TA3FF

	00	Inverts the value of TA3FF	
<ta3ffc1:0></ta3ffc1:0>	01	Sets TA3FF to 1	
	10	Clears TA3FF to 0	
	11	Don't care	$(\vee/)$
<u> </u>			

Note: The values of bits 4, 5, 6 of TA3FFCR are undefined when read.

Figure 3.7.13 TMRA Registers

TMRA5 Flip-Flop Control Register

TA5FFCR (0115H)

Readmodify-write instructions are prohibited.

	TWINAS Filip-Flop Control Register								
	7	6	5	4	3	2	1	0	
Bit symbol					TA5FFC1	TA3FFC0	TA5FFIE	TA5FFIS	
Read/Write					R/W		R/W		
After reset					1	1 🛆	0	0	
Function					00: Invert T	A5FF	TA5FF	TA5FF	
					01: Set TA	5FF (control for	inversion	
					10: Clear TA5FF		inversion	select	
					11: Don't care		0: Disable	0: TMRA4	
					^		1: Enable	1: TMRA5	

Inverse signal for timer flip-flop 5 (TA5FF) (Don't care except in 8-bit timer mode)

TAFFFIC	0	Inversion by TMRA4
TA5FFIS	1	Inversion by TMRA5

Inversion of TA5FF

TACECIE	0	Disabled	
TA5FFIE	1	Enabled	

Control of TA5FF

	00	Inverts the value of TA5FF
-TAFFF01:0:	01	Sets TA5FF to 1
<ta5ffc1:0></ta5ffc1:0>	10	Clears TA5FF to 0
	11 🗸	Don't care

Note: The values of bits 4, 5, 6 of TA5FFCR are undefined when read.

Figure 3.7.14 TMRA Registers

TMRA7 Flip-Flop Control Register

TA7FFCR (011DH)

Readmodify-write instructions are prohibited.

	TWINT THE FIGE CONTROL REGISTER								
	7	6	5	4	3	2	1	0	
Bit symbol					TA7FFC1	TA7FFC0	TA7FFIE	TA7FFIS	
Read/Write					R/	W \wedge	R/	W	
After reset					1	1	0	0	
Function					00: Invert T	75FF	TA7FF	TA7FF	
					01: Set TA7	'FF	control for	inversion	
					1/7/		inversion	select	
							0: Disable	0: TMRA6	
						11/6	1: Enable	1: TMRA7	

Inverse signal for timer flip-flop 7 (TA7FF) (Don't care except in 8-bit timer mode)

TA5FFIS	0	Inversion by TMRA6
	1	Inversion by TMRA7

Inversion of TA7FF

			· ·
TAZEELE	0	Disabled	
IA/FFIE	1	Enabled	

Control of TA7FF

	00	Inverts the value of TA7FF
TAZEE04.0	01	Sets TA7FF to 1
<ta7ffc1:0></ta7ffc1:0>	10 🗸	Clears TA7FF to 0
	11	Don't care

Note: The values of bits 4, 5, 6 of TA7FFCR are undefined when read.

Figure 3.7.15 TMRA Registers

	register
110117	ICUISICI

		7	6	5	4	3	2	1	0				
TA0REG	bit Symbol				-	-							
(0102H)	Read/Write		W Undefined										
	After reset				Unde	fined							
TA1REG	bit Symbol												
(0103H)	Read/Write		W										
	After reset		Undefined										
TA2REG	bit Symbol		-										
(010AH)	Read/Write				V	V	$\mathcal{L}(\mathcal{O})$						
	After reset		Undefined										
TA3REG	bit Symbol				_	-							
(010BH)	Read/Write				V	٧	(())	>					
	After reset				Unde	fined							
TA4REG	bit Symbol				_	- 4		~((
(0112H)	Read/Write				V	V							
	After reset				Unde	fined / \	✓						
TA5REG	bit Symbol					_(\Diamond						
(0113H)	Read/Write				(V	V		17					
	After reset				Unde	fined		3 // ,					
TA6REG	bit Symbol				4(/	\rightarrow	(($\langle \alpha \rangle$					
(011AH)	Read/Write				V	٧							
	After reset				Unde	fined	((///)						
TA7REG	bit Symbol				<u> </u>	-		/					
(011BH)	Read/Write			(,(v / /							
	After reset				Unde	fined))						

Note: The above registers are prohibited read-modify-write instruction.



TMP91FY42

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

Setting its function or counter data for TMRA0 and TMRA1 after stop these registers.

a. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 12 μ seconds at fc = 27 MHz, set each register as follows:

```
* Clock state

System clock: High frequency (fc)

Prescaler clock: f<sub>FPH</sub>
```

```
MSB
                                              LSB
                                         2
                                             1
TA01RUN
                                             0
                                                             Stop TMRA1 and clear it to 0.
                            Χ
TA01MOD
                                                             Select 8-bit timer mode and select $T1
                                                             ((2^3/fc) s at fc = 27 MHz) as the input clock.
TA1REG
                                                             Set TA1REG to 12 \mus \div \phiT1 (2<sup>3</sup>/fc) s \approx 40 = 28H.
                                                             Enable INTTA1 and set it to level 5.
INTETA01
                            0
                                                             Start TMRA1 counting.
TA01RUN
                       Χ
                            Χ
X: Don't care, -: No change
```

Select the input clock using in Table 3.7.2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.

TMRA0: TA0IN input, \$\phi\$T1, \$\phi\$T4 or \$\phi\$T16

TMRA1: Match output of TMRA0, \$\phi T1\$, \$\phi T16\$, \$\phi T256\$

TOSHIBA

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.8 μ s square wave pulse from the TA10UT pin at fc = 27 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.




Figure 3.7.17 Square Wave Output Timing Chart (50% duty)

c. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.18 TMRA1 Count up on Signal from TMRA0



(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.7.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

LSB 8 bits set to TA0REG and MSB 8 bits set to TA1REG. Please keep setting TA0REG first because setting data for TA0REG inhibit its compare function and setting data for TA1REG permit it.

Example: To generate an INTTA1 interrupt every 0.3 [s] at fc = 27 MHz, set the timer registers TA0REG and TA1REG as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: f_{FPH}

If ϕ T16 ((27/fc) s at 27 MHz) is used as the input clock for counting, set the following value in the registers: 0.3 s ÷ (27/fc) s ≈ 62500 = F424H

(e.g., set TA1REG to F4H and TA0REG to 24H).

As a result, INTTA1 interrupt can be generated every 0.29 [s].

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not be cleared and also INTTA0 is not generated.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H




Figure 3.7.19 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-Low or active-High. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin.




Figure 3.7.20 8-Bit PPG Output Waveforms

In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1, so that UC1 is set for counting.

Figure 3.7.21 shows a block diagram representing this mode.




Figure 3.7.21 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).




Figure 3.7.22 Operation of Register Buffer

Example: To generate 1/4-duty 50-kHz pulses (at fc = 27 MHz)



* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

Calculate the value which should be set in the timer register.

To obtain a frequency of 50 kHz, the pulse cycle t should be: t = 1/50 kHz = 20 μ s ϕ T1 = (2 3 /fc)s (at 27 MHz);

$$20 \ \mu s \div (2^3/\text{fc})s \approx 67$$

Therefore set TA1REG = 67 = 43H

The duty is to be set to 1/4: $t \times 1/4 = 20 \mu s \times 1/4 = 5 \mu s$

$$5 \mu s \div (2^3/fc)s \approx 17$$

Therefore, set TAOREG = 17 = 11H.



Stop TMRA0 and TMRA01 and clear it to 0.

Set the 8-bit PPG mode, and select \$\phi\$T1 as input clock.

Write 11H

Write 43H

Set TA1FF, enabling both inversion and the double buffer.

Writing 10 provides negative logic pulse.

Set P71 as the TA1OUT pin.

Start TMRA0 and TMRA01 counting.

X: Don't care,-: No change



(4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin. TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2ⁿ counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2ⁿ counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < Value set for 2^n counter overflow Value set in TA0REG $\neq 0$




Figure 3.7.23 8-Bit PWM Waveforms

Figure 3.7.24 shows a block diagram representing this mode.




Figure 3.7.24 Block Diagram of 8-Bit PWM Mode

> In this mode, the value of the register buffer will be shifted into TAOREG if 2ⁿ overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.25 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 27MHz:



To achieve a 38.4 μ s/PWM cycle by setting ϕ T1 = (2 3 /fc) s (at fc = 27 MHz):


$$38.4 \ \mu s \div (2^3/fc) \ s \approx 128 = 2^n$$

Therefore n should be set to 7.

Since the low-level period is 19.2 μ s when ϕ T1 = (2 3 /fc) s,

set the following value for TAOREG:

$$19.2 \, \mu s \div (2^{3} \text{fc}) \, s \approx 64 = 40 \, \text{H}$$



Stop TMRA0 and clear it to 0.

Select 8-bit PWM mode (Cycle: 2⁷) and select φT1 as the input clock.

Write 40H.

Clear TA1FF to 0, enable the inversion and double buffer.

Set P71 and the TA1OUT pin.

Start TMRA0 counting.

Table 3.7.3 PWM Cycle

at fc = 33 MHz, fs = 32.768 kHz

Select	Select					Р	WM Cyc	le				
System	Prescaler	Gear Value		2 ⁶			2 ⁷			2 ⁸		
	Clock <prck1:0></prck1:0>	<gear2:0></gear2:0>	φT1	фТ4	φT16	φT1	φТ4	φT16	φT1	φT4	φT16	
1 (fs)		XXX	15.6 ms	62.5 ms	250 ms	31.3 ms	125.0 ms	500 ms	62.5 ms	250ms	1000 ms	
	00 (f _{FPH})	000 (fc)	19.0 μs	75.9 μs	303.4 μs	37.9 μs	151.7 μs	606.8 μs	75.9 μs	303.4 μs	1311 μs	
		001 (fc/2)	37.9 μs	151.7 μs	606.8 μs	75.9 μs	303.4 μs	1213.6 μs	151.7 μs	606.8 μs	2621 μs	
		010 (fc/4)	75.9 μs	303.4 μs	1213.6 μs	151.7 μs	606.8 μς	2427.3 μs	303.4 μs	1213.6 μs	5243 μs	
0 (fc)		011 (fc/8)	151.7 μs	606.8 μs	2427.3 μs	303.4 μs	1213.6 μຣ	4854.5 μs	606.8 μs	2427.3 μs	9709.0 μs	
		100 (fc/16)	303.4 μs	1213.6 μs	4854.5 μs	606.8 μs	2427.3 μs	9709.0 μs	1213.6 μs	4854.5 μs	19418 μs	
	10 (fc/16 clock)	XXX	303.4 μs	1213.6 μs	4854.5 μs	606.8 μs	2427.3 μs	9709.0 μs	1213.6 μs	4854.5 μs	19418 μs	

XXX: Don't care

(5) Settings for each mode

Table 3.7.4 shows the SFR settings for each mode.

Table 3.7.4 Timer Mode Setting Registers

Register Name		TA011		TA1FFCR	
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	TA1FFIS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00		Lower timer match φT1, φT16, φT256 (00, 01, 10, 11)	External clock φT1, φT4, φT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01			External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PPG × 1 channel	100) <u>-</u> (2	\	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PWM × 1 channel	7	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)	<u> </u>	External clock φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit Timer × 1 channel) 11	\uparrow	φT1, φT16, φT256 (01, 10, 11)	_	Output disabled



3.8 16-Bit Timer/Event Counters (TMRB)

The TMP91FY42 contains one multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)

Can be used following operation modes by capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.8.1 and Figure 3.8.2 shows block diagram of TMRB0 and TMRB1. Timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Timer/Event counter is controlled by 11-byte control register (SFR).

2 channels (TMRB0 and TMRB1) can be used independently.

Both channels have the same operation except the Table 3.8.1 items. So, only the operation of TMRB0 will be explained below.

Table 3.8.1 Registers and Pins for TMRB0

Spec	Channel	TMRBO	TMRB1
	External clock/	TB0IN0 (Shared with P80)	TB1IN0 (Shared with P84)
External pin	capture trigger input pin	TB0IN1 (Shared with P81)	TB1IN1 (Shared with P85)
External pin	Timer flip-flop output pin	TB0OUT0 (Shared with P82)	TB1OUT0 (Shared with P86)
		TB0OUT1 (Shared with P83)	TB1OUT1 (Shared with P87)
	Timer RUN register	TB0RUN (0180H)	TB1RUN (0190H)
	Timer mode register	TB0MOD (0182H)	TB1MOD (0192H)
^	Timer flip-flop control register	TB0FFCR (0183H)	TB1FFCR (0193H)
		TB0RG0L (0188H)	TB1RG0L (0198H)
050	Timer register	TB0RG0H (0189H)	TB1RG0H (0199H)
SFR name (Address)	Timerregister	TB0RG1L (018AH)	TB1RG1L (019AH)
y ludi odo)		TB0RG1H (018BH)	TB1RG1H (019BH)
		TB0CP0L (018CH)	TB1CP0L (019CH)
	Conturo register	TB0CP0H (018DH)	TB1CP0H (019DH)
	Capture register	TB0CP1L (018EH)	TB1CP1L (019EH)
		TB0CP1H (018FH)	TB1CP1H (019FH)

3.8.1 Block Diagram of TMRB0




Figure 3.8.1 Block Diagram of TMRB0




Figure 3.8.2 Block Diagram of TMRB1

TOSHIBA

3.8.2 Operation of Each Circuit

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (ϕ T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1:0> of clock gear.

This prescaler can be started or stopped using TB0RUN<TB0PRUN>. Counting starts when <TB0PRUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0PRUN> is cleared to 0.

Table 3.8.2 show prescaler output clock resolution.

Table 3.8.2 Prescaler Output Clock Resolution

@fc = 27 MHz, fs = 32.768 kHz

System Clock Selection <sysck></sysck>	Prescaler Clock Selection <prck1:0></prck1:0>	Clock Gear Value <gear2:0></gear2:0>	Prescale	er Output Clock Γ φT4	Resolution
1 (fs)		XXX	2 ³ /fs (244 μs)	2 ⁵ /fs (977 μs)	2 ⁷ /fs (3.9 ms)
		000 (fc)	2 ³ /fc (0.3 μs)	2 ⁵ /fc (1.2 μs)	2 ⁷ /fc (4.7 μs)
	00 (f _{FPH})	001 (fc/2)	2 ⁴ /fc (0.6 μs)	2 ⁶ /fc (2.4 μs)	2 ⁸ /fc (9.5 μs)
		010 (fc/4)	2 ⁵ /fc (1,2 μs)	2 ⁷ /fc (4.7 μs)	2 ⁹ /fc (19.0 μs)
0 (fc)		011 (fc/8)	2 ⁶ /fc (2.4 μs)	2 ⁸ /fc (9.4 μs)	2 ¹⁰ /fc (37.9 μs)
		100 (fc/16)	2 ⁷ /fc (4.7 μs)	2 ⁹ /fc (19.0 μs)	2 ¹¹ /fc (75.9 μs)
	10 (fc/16 clock)	xxx	2 ⁷ /fc (4.7µs)	2 ⁹ /fc (19.0 μs)	2 ¹¹ /fc (75.9 μs)

XXX: Don't care

(2) Up counter (UC0)

UC0 is a 16-bit binary counter which counts up according to input from the clock specified by TB0MOD<TB0CLK1:0> register.

As the input clock, one of the prescaler internal clocks $\phi T1$, $\phi T4$ and $\phi T16$ or an external clock from TB0IN0 pin can be selected. Counting or stopping and clearing of the counter is controlled by timer operation control register TB0RUN<TB0PRUN>.

When clearing is enabled, the up counter UC0 will be cleared to 0 each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L, TB0RG1H/L, TB1RG0H/L and TB1RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches set value of timer register, the comparator match detect signal will be active.

Setting data for both upper and lower timer registers are always needed. For example, either using 2-byte data transfer instruction or using 1-byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with register buffer 0. The timer control register TB0RUN<TB0RDE> control whether the double buffer structure should be enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UCO) and the timer register TB0RG1 match.


After a Reset, TB0RG0H/L and TB0RG1 are undefined. To use the 16-bit timer after reset, data should be written beforehand.

When reset, <TB0RDE> is initialized to 0, whereby the double buffer is disabled. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write following data to the register buffer.

TB0RG0H/L and the register buffer are allocated to the same memory address 0188H/0189H. When <TB0RDE> = 0, same value will be written to both the timer registers and register buffer. When <TB0RDE> = 1, the value is written into only the register buffer.

Therefore, when write initial value to timer register, set register buffer to disable.

The addresses of the timer registers are as follows:



The TB0RG0H/L to TB1RG1H/L are write-only registers and thus cannot be read

(4) Capture registers (TB0CP0H/L, TB0CP1H/L, TB1CP0H/L and TB1CP1H/L)

These 16-bit registers are used to latch the values of the up counters.

Data in the capture register should be read all 16 bits. For example, using 2-byte data load instruction or using 1-byte date load instruction twice for lower 8 bits and upper 8 bits in order.

The addresses of the capture registers are as follows: TMRB0 ----TB0CP0H/L TB0CP1H/L Upper 8-bit Lower 8-bit Upper 8-bit Lower 8-bit (TB0CP0H) (TB0CP0L) (TB0CP1H) (TB0CP1L) 00018DH 00018CH 00018FH 00018EH TB1CP0H/I TB1CP1H/I Upper 8-bit Lower 8-bit Upper 8-bit Lower 8-bit (TB01CP1H) (TB1CP0H) (TB1CP0L) (TB1CP1L)

The TB0CP0H/L to TB1CP1H/L are read-only registers and thus cannot be read.

00019CH

(5) Capture, external interrupts control

00019DH

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0H/L, TB0CP1H/L and control generation of external interrupt. The latch timing of capture register and selection of edge for external interrupt is set in TB0MOD<TB0CPM1:0>.


00019FH

00019EH

The edge of external interrupt INT6 is fixed to rising edge.

Besides, the value of up counter can be loaded into a capture registers by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

Note: As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. However, note that the current value in the up counter is also loaded into capture register TB0CP0H/L when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.



(6) Comparators (CP10 and CP11, CP12 and CP13)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 value with the value set of TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparators generate an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 and TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>.

After a reset, the value of TB0FF0 and TB0FF1 is undefined. If "00" is written to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 or TB0FF1 will be inverted. If "01" is written to the flip-flops control registers, the value of TB0FF0 and TB0FF1 will be set to "1". If "10" is written to the flip-flops control registers, the value of TB0FF0 and TB0FF1 will be cleared to "0".

The values of TB0FF0 and TB0FF1 can be output to the timer output pins TB0OUT0 (which is shared with P82), TB0OUT1 (which is shared with P83). Timer output should be specified by using the port 8 function register P8FC and port 8 control register P8CR.

3.8.3 SFR

TMRB0 RUN Register

TB0RUN (0180H)

	7	6	5	4	3	2	1	0
Bit symbol	TB0RDE	ı			I2TB0	TB0PRUN		TB0RUN
Read/Write	R/	W			R	w \\		R/W
After reset	0	0			0	0		0
Function	Double buffer	Always write "0".			IDLE2 0: Stop	TMRB0 prescaler		Up counter (UC10)
	0: Disable 1: Enable				1: Operation	0: Stop and on 1: Run (Cour		

Count operation

0	Stop and clear
1, ((Count

Note: The values of bits 1, 4 and 5 of TB0RUN are undefined when read.

TMRB1 RUN Register

TB1RUN (0190H)

					<u> </u>			
	7	6	5	4	3	(2)	1	0
Bit symbol	TB1RDE	Ī			I2TB1	TB1PRUN		TB1RUN
Read/Write	R/	W	4	1	R	W7/		R/W
After reset	0	0	7	4	0	V())		0
Function	Double buffer	Always write "0".	40		IDLE2 0: Stop	TMRB1 prescaler		Up counter (UC12)
	0: Disable				1: Operation	0: Stop and	clear	•
	1: Enable					1: Run (Cour	nt up)	

Count operation

0	Stop and clear
1	Count

Note: The values of bits 1, 4 and 5 of TB1RUN are undefined when read.

Figure 3.8.3 Register for TMRB

TMRB0 Mode Register

TB0MOD (0182H)

Read-Modify -write instruction is prohibited

	TMRB0 Mode Register								
		7	6	5	4	3	2	1	0
	Bit symbol	TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0
	Read/Write	R/	W	W*			R/W		
	After reset	0	0	1	0	0	0	0	0
,	Function	TB0FF1 Inv	ersion	Software	Capture tim	ing	Up counter_	TMRB0 sou	rce clock
		trigger		capture	00: Disable		control	select	
3		0: Trigger d	isable	control	INT5 is ris	sing edge	0: Clear	00: TB0IN0	pin input
		1: Trigger e	nable		01: TB0IN0 ↑	TB0IN1 ↑	disable	01: φT1	
		Invert	Invert		INT5 is ris	sing edge	1: Clear	10: ∮ T4	
		when	when	0: Software	10: TB0IN0 ↑	TB0IN0 ↓	enable	11: φT16	
		capture to	match	capture	INT5 is fa	lling edge	// //<))	
		capture	UC0 with	1: Undefined	11: TA1OUT	\uparrow			
		register 1	timer		TA1OUT	\downarrow	$\langle \langle () \rangle \rangle$		
			register 1		INT5 is ris	sing edge			

→ TMRB0 source clock

00	External input clock (TB0IN0 pin input)
01 (φT1
10	фТ4
11	фТ16

Clear of up counter 0 (UC0)

Disable clear of up counter
 Clear by match with TB0RG1H/L

Capture/Interrupt timing

Ouptui	crinterrupt uning	
>	Capture control	INT5 control
00	Capture disable	INT5 generate by rising TB0IN0
01	TB0CP0H/L by rising TB0IN0	_
	TB0CP1H/L by rising TB0IN1	
10	TB0CP0H/L by rising TB0IN0	INT5 generate by falling TB0IN0
	TB0CP1H/L by falling TB0IN0	
	TB0CP0H/L by rising TA1OUT	INT5 generate by rising TB0IN0
(///	TB0CP1H/L by falling TA1OUT	

Software capture

0 Capture value of up counter to TB0CP0H/L.

1 Undefined (Note)

Note: Whenever programming "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0H/L. But, write "1" to TB0MOD<TB0CP0I> in condition of written "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0H/L. Therefore you must to regard.

Figure 3.8.4 Register for TMRB

TMRB1 Mode Register

(0192H)

Read-Modify
-write
instruction is

prohibited

TB1MOD

		7	6	5	4	3	2	1	0
)	Bit symbol	TB1CT1	TB1ET1	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0
	Read/Write	R/	W	W*			R/W		
	After reset	0	0	1	0	0	0 <	0	0
y	Function	TB1FF1 Inv	ersion	Software	Capture tim	ing	Up counter	TMRB1 sou	rce clock
		trigger		capture	00: Disable		control	select	
S		0: Trigger d	isable	control	INT7 is ris	sing edge	0: Clear	00: TB1IN0	pin input
		1: Trigger e	nable		01: TB1IN0 ↑	TB1IN1 ↑	disable	01: φΤ1	
		Invert	Invert		INT7 is ris	sing edge 🔷	1: Clear	10: φT4	
		when	when	0: Software	10: TB1IN0 ↑	TB1IN0 ↓	enable	11: φT16	
		capture to	match	capture	INT75 is f	alling edge			
		capture	UC12 with	1: Undefined	11: TA1OUT	↑			
		register 1	timer		TA1OUT	↓			
			register 1		INT7 is ris	sing edge			
			_				J I		

TMRB1 source clock

00 External input clock (TB1IN0 pin input)

01 \$\phi \textstyle{1}\textstyle

	Capture control	INT7 control		
00	Capture disable	INT7 generate by rising TB1IN0		
01	TB1CP0H/L by rising TB1IN0			
_	TB1CP1H/L by rising TB1IN1			
10	TB1CP0H/L by rising TB1IN0	INT5 generate by falling TB1IN0		
(Ω)	TB1CP1H/L by falling TB1IN0			
11	TB1CP0H/L by rising TA1OUT	INT5 generate by rising TB1IN0		
	TB1CP1H/L by falling TA1OUT			

Software capture

O Capture value of up counter to TB1CP0H/L.

1 Undefined (Note)

Note: Whenever programming "0" to TB1MOD<TB1CP0I> bit, present value of up counter is received to capture register TB1CP0H/L. But, write "1" to TB1MOD<TB1CP0I> in condition of written "0" to TB1MOD<TB1CP0I> bit, present value of up counter is received to capture register TB1CP0H/L. Therefore you must to regard.

Figure 3.8.5 Register for TMRB

TMRB0 Flip-Flop Control Register

2 7 6 5 3 1 0 TB0FF1C1 TB0FF1C0 TB0C0T1 TB0E1T1 TB0E0T1 TB0FF0C1 TB0FF0C0 TB0FFCR Bit symbol TB0C1T1 (0183H) Read/Write W* R/W W* After reset 0 0 0 0 Read-Modify TB0FF1 control TB0FF0 inversion trigger TB0FF0 Control **Function** -write 00: Invert 0: Trigger disable 00: Invert instruction is 01: Set 1: Trigger enable 01: Set prohibited 10: Clear 10: Clear Invert when Invert when Invert when Invert when 11: Don't care 11: Don't care the UC10 the UC10 the UC10 the UC10 value is value is matches match with * Always read as "11". * Always read as "11". loaded in to loaded in to with TB0RG0H/L TB0CP1H/L TB0CP0H/L TB0RG1H/L Timer Flip-Flop (TB0FF0) control Invert to TB0FF0 (Software inversion). 01 Set TB0FF0 to "1". 10 Clear TB0FF0 to "0" 11 Don't care Inversion trigger of TB0FF0 when the UC10 match with TB0RG0H/L Trigger disable (Disable inversion) Trigger enable (Enable inversion) Inversion trigger of TB0FF0 when the UC10 match with TB0RG1H/L Trigger disable (Disable inversion) 0 Trigger enable (Enable inversion) Inversion trigger of TB0FF0 When the UC10 value is loaded in to TB0CP0H/L Trigger disable (Disable inversion) Trigger enable (Enable inversion) Inversion trigger of TB0FF0 When the UC10 value is loaded in to TB0CP1H/L 0 Trigger disable (Disable inversion) Trigger enable (Enable inversion) Figure 3.8.6 Register for TMRB

TMRB1 Flip-Flop Control Register

IMRB1 Flip-Flop Control Register											
		7	6	5	4	3	2	1	0		
TB1FFCR	Bit symbol	TB1FF1C1	TB1FF1C0	TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FF0C1	TB1FF0C0		
(0193H)	Read/Write	W*			R	/W		W*			
	After reset	1	1	0	0	0	0	1	1		
Read-Modify -write	Function	TB1FF1 control 00: Invert 01: Set 10: Clear		TB1FF0 inv	TB1FF0 inversion trigger TB1FF0 Control						
instruction is				0: Trigger disable				00: Invert			
prohibited				1: Trigger e	nable			01: Set			
				Invert when	Invert when	Invert when	Invert when	10: Clear			
		11: Don't ca	ire	the UC12	the UC12	the UC12	the UC12	11: Don't ca	re		
		* Always read as "11".		value is loaded in to	value is loaded in to	matches with	match with TB1RG0H/L.	* Always read as "11".			
				TB1CP1H/L.	TB1CP0H/L.	TB1RG1H/L.	I BIRGOI/L.				
							(1)				
→ Timer Flip-Flop (TB1FF0) control											
			10/ 11	to TB1FF0 (Software inversion).							
01 Set TB1FF0 to "1". 10 Clear TB1FF0 to "0".									\bigcirc		
]/		
					14	Don't care					
Inversion trigger of TB1FF0 when the UC1 TB1RG0H/L 0 Trigger disable (Disable inversion)									match with		
	1 Trigger enable (Enable/inversion)										
	Inversion trigger of TB1FF0 when the UC12 match TB1RG1H/L										
	0 Trigger disable (Disable inversion)										
					1	Trigger en	able (Enable	inversion)			
						sion trigger o d in to TB1C		nen the UC12	' value is		
0 Trigger disable (Disable inversion) 1 Trigger enable (Enable inversion)											
										Inversion trigger of TB1FF0 When the UC12 value loaded in to TB1CP1H/L	
0 Trigger disable (Disable inversion)											
1 Trigger enable (Enable inversion)											
			\supset	1							
	\sim	>									
Figure 3.8.7 Register for TMRB											
<))									
(=))							

		7	6	5	4	3	2	1	0		
TB0RG0L (0188H)	bit Symbol	_									
	Read/Write	W									
	After reset	Undefined									
TB0RG0H (0189H)	bit Symbol	-									
	Read/Write	W									
	After reset	Undefined									
TB0RG1L (018AH)	bit Symbol	-									
	Read/Write	w \(\langle \									
	After reset	Undefined									
TB0RG1H	bit Symbol	-									
(018BH)	Read/Write	w () Y									
	After reset	Undefined									
TB1RG0L (0198H)	bit Symbol	- 4/ >									
	Read/Write	W									
	After reset	Undefined									
TB1RG0H (0199H)	bit Symbol	(V) (V)									
	Read/Write	W									
	After reset	Undefined									
TB1RG1L (019AH)	bit Symbol	$\langle \langle \langle \rangle \rangle \rangle \langle \langle \rangle \rangle$									
	Read/Write	W									
	After reset	Undefined									
TB1RG1H (019BH)	bit Symbol										
	Read/Write										
	After reset	Undefined									

Note: The above registers are prohibited read-modify-write instruction.



3.8.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals

In this example, the interval time is set the timer register TB0RG1H/L to generate the interrupt INTTB01.

```
TB0RUN
                         Х
                                                        Stop TMRB0.
INTETB0
                                                        Enable INTTB01 and set interrupt level 4. Disable
                                                        INTTB00.
TB0FFCR
                                                        Disable the trigger.
                         0
                             0
TB0MOD
                                                        Select source clock and
                                                        Disable the capture function.
                                    = 01, 10, 11)
TB0RG1
                                                        Set the interval time.
                                                        (16 bits)
TB0RUN
                                                        Start TMRB0.
```

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB0IN0 pin input) as the input clock.

Up counter counting up by rising edge of TB0IN0 pin input. And execution software capture and reading capture value enable reading count value.

```
Stop TMRB0.
TB0RUN
                                            0
                     0
P8CR
                     Χ
                                                       Set P80 to TB0IN0 input mode.
P8FC
INTETB0
                                                       Enable INTTB01 and set interrupt level 4. Disable
                                                       INTTB00.
TB0FFCR
                                                       Disable trigger.
TB0MOD
                                                       Set input clock to TB0IN0 pin input.
                                            0
TB0RG1
                                                       Set number of count.
                                                       (16 bits)
TB0RUN
                            Χ
                                                       Start TMRB0.
                         Х
```

X: Don't care, -: No change

When used as an event counter, set the prescaler to "RUN".

(TB0RUN < TB0PRUN > = "1")

X: Don't care, -: No change

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0H/L or TB0RG1H/L and to be output to TB0OUT0. In this mode, the following conditions must be satisfied.

(Set value of TB0RG0H/L) < (Set value of TB0RG1H/L)




Figure 3.8.9 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature makes easy the handling of low-duty waves.




Figure 3.8.10 Operation of Register Buffer

The following block diagram illustrates this mode.





Figure 3.8.11 Block Diagram of 16-Bit PPG Mode

The following example shows how to set 16-bit PPG output mode:



(4) Capture function examples

Used capture function, they can be applicable in many ways, for example:


- a. One-shot pulse output from external trigger pulse
- b. For frequency measurement
- c. For pulse width measurement
- d. For time difference measurement

a. One-shot pulse output from external trigger pulse


Set the up counter UC0 in free-running mode with the internal input clock, input the external trigger pulse from TB0IN0 pin, and load the value of up-counter into capture register TB0CP0H/L at the rise edge of the TB0IN0 pin.

When the interrupt INT5 is generated at the rise edge of TB0IN0 input, set the TB0CP0H/L value (c) plus a delay time (d) to TB0RG0H/L (= c + d), and set the above set value (c + d) plus a one-shot width (p) to TB0RG1H?L (= c + d + p). And, set "11" to timer flip-flop control register TB0FFCR<TB0E1T1, TB0E0T1>. Set to trigger enable for be inverted timer flip-flop TB0FF0 by UC0 matching with TB0RG0H/L and with TB0RG1H/L. When interrupt INTTB01 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d) and (p) correspond to c, d and p Figure 3.8.12.



Example: To output a 2-ms one-shot pulse with a 3-ms delay to the external trigger pulse via the TB0IN0 pin.



When delay time is unnecessary, invert timer flip-flop TB0FF0 when up-counter value is loaded into capture register (TB0CP0H/L), and set the TB0CP0H/L value (c) plus the one-shot pulse width (p) to TB0RG1H/L when the interrupt INT5 occurs. The TB0FF0 inversion should be enable when the up counter (UC0) value matches TB0RG1H/L, and disabled when generating the interrupt INTTB01.




Figure 3.8.13 One-shot Pulse Output of External Trigger Pulse (without delay)

b. Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TB0IN0 pin, and its frequency is measured by the 8-bit timers TMRA01 and the 16-bit timer/event counter (TMRB0). (TMRA01 is used to setting of measurement time by inversion TA1FF.)

The TB0IN0 pin input should be for the input clock of TMRB0. Set to TB0MOD <TB0CPM1:0>="11". The value of the up counter (UC0) is loaded into the capture register TB0CP0H/L at the rise edge of the timer flip-flop TA1FF of 8-bit timers (TMRA01), and into TB0CP1H/L at its fall edge.

The frequency is calculated by difference between the loaded values in TB0CP0H/L and TB0CP1H/L when the interrupt (INTTA0 or INTTA1) is generates by either 8-bit timer.




Figure 3.8.14 Frequency Measurement

For example, if the value for the level 1 width of TA1FF of the 8-bit timer is set to 0.5~s and the difference between the values in TB0CP0H/L and TB0CP1H/L is 100, the frequency is $100 \div 0.5~s = 200~Hz$.

c. Pulse width measurement

This mode allows to measure the high-level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the internal clock input, external pulse is input through the TB0IN0 pin. Then the capture function is used to load the UC0 values into TB0CP0H/L and TB0CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT5 occurs at the falling edge of TB0IN0.

The pulse width is obtained from the difference between the values of TB0CP0H/L and TB0CP1H/L and the internal clock cycle.

For example, if the internal clock is 0.8 μs and the difference between TB0CP0H/L and TB0CP1H/L is 100, the pulse width will be $100 \times 0.8 \ \mu s = 80 \ \mu s$.

Additionally, the pulse width which is over the UC0 maximum count time specified by the clock source, can be measured by changing software.




Figure 3.8.15 Pulse Width Measurement

Note: Pulse width measure by setting "10" to TB0MOD<TB0CPM1:0>. The external interrupt INT5 is generated in timing of falling edge of TB0IN0 input. In other modes, it is generated in timing of rising edge of TB0IN0 input.

The width of low-level can be measured from the difference between the first C2 and the second C1 at the second INT5 interrupt.




d. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB0IN0 and TB0IN1.

Keep the 16-bit timer/event counter (TMRB0) counting (Free running) with the internal clock, and load the UC0 value into TB0CP0H/L at the rising edge of the input pulse to TB0IN0. Then the interrupt INT5 is generated.

Similarly, the UC0 value is loaded into TB0CP1H/L at the rising edge of the input pulse to TB0IN1, generating the interrupt INT6.

The time difference between these pulses can be obtained by multiplying the value subtracted TB0CP0H/L from TB0CP1H/L and the internal clock cycle together at which loading the up counter value into TB0CP0H/L and TB0CP1H/L has been done.



TMP91FY42

3.9 Serial Channels

TMP91FY42 includes 2 serial I/O channels. For both channels either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

• I/O interface mode —— Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.

UART mode
 UART mode
 Mode 1: 7-bit data
 Mode 2: 8-bit data
 Mode 3: 9-bit data

In mode 1 and mode 2, a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.9.2, Figure 3.9.3 are block diagrams for each channel.

Serial channels 0 and 1 can be used independently.

Both channels operate in the same fashion except for the following points; hence only the operation of channel 0 is explained below.

Table 3.9.1 Differences between Channels 0 to 1

	Channel 0	Channel 1
Pin Name	TXD0 (P90) RXD0 (P91) CTS0 /SCLK0 (P92)	TXD1 (P93) RXD1 (P94) CT\$1 /SCLK1 (P95)
IrDA Mode	Yes	No \\

This chapter contains the following sections:

- 3.9.1 Block Diagrams
- 3.9.2 Operation of Each Circuit
- 3.9.3 SFRs
- 3.9.4 Operation in Each Mode
- 3.9.5 Support for IrDA




Figure 3.9.1 Data Formats



TOSHIBA

3.9.1 Block Diagrams

Figure 3.9.2 is a block diagram representing serial channel 0.




Figure 3.9.2 Block Diagram of the Serial Channel 0 (SIO0)




Figure 3.9.3 Block Diagram of the Serial Channel 1 (SIO1)

3.9.2 Operation of Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The clock selected using SYSCR<PRCK1:0> is divided by 4 and input to the prescaler as ϕ TO. The prescaler can be run by selecting the baud rate generator as the serial transfer clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

Select System	Select Prescaler	0 1/1	Prescale	er Output	Clock Re	esolution
Clock SYSCR1 <sysck></sysck>	Clock SYSCR0 <prck1:0></prck1:0>	Gear Value SYSCR1 <gear2:0></gear2:0>	фТО	фТ2	φТ8	φТ32
1 (fs)		XXX	2 ² /fs	2 ⁴ /fs	2 ⁶ /fs	2 ⁸ /fs
		000 (fc)	2 ² /fc	2 ⁴ /fc	2 ⁶ /fc	28/fc
	00	001 (fc/2)	2 ³ /fc	2 ⁵ /fc	2 ⁷ /fc	2 ⁹ /fc
	(f _{FPH})	010 (fc/4)	2 ⁴ /fc	2 ⁶ /fc	2 ⁸ /fc	2 ¹⁰ /fc
0 (fc)		011 (fc/8)	2⁵/fc	2 ⁷ /fc	2 ⁹ /fc)) 2 ¹¹ /fc
		100 (fc/16)	2 ⁶ /fc	2 ⁸ /fc	2 ¹⁰ /fc	2 ¹² /fc
	10 (fc/16 clock)	XXX	-	2 ⁸ /fc	2 ¹⁰ /fc	2 ¹² /fc

X: Don't care, -: Cannot be used

The baud rate generator selects between 4-clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is the circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR<BROADDE, BROS3:0> and BROADD<BROK3:0>.

- In UART mode
- (1) When BROCR < BROADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0> (N = 1, 2, 3 ... 16)

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K)/16 division function is enabled. The band rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3 ... 15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3 ... 15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

- In UART mode
 Baud rate = Input clock of baud rate generator
 Frequency divider for baud rate generator ÷ 16
- In I/O interface mode

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$



• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = ϕ T2 (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

Baud rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)/

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = ϕ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR <BR0ADDE> = 1, the baud rate in UART mode is as follows:

Baud rate =
$$\frac{\text{fc/4}}{7 + \frac{(16-3)}{16}} \div 16$$

= $4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$

Table 3.9.3 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0, 1). The method for calculating the baud rate is explained below:

In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) ≥ 4/fc

In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/fc



Table 3.9.3 Transfer Rate Selection

(when baud rate generator Is used and BR0CR<BR0ADDE> = 0)

Unit (kbps)

	Input Clock				Отпі (корз)
fc [MHz]	Frequency Divider	φТ0	φ T 2	φТ8	φT32
IC [IVII IZ]		ψισ	ΨΙΖ	Ψιο	ψ132
	(set to BR1CR <br1s3:0>)</br1s3:0>				
9.830400	2	76.800	19.200	4.800	1.200
	4	38.400	9.600	2.400	0.600
	8	19.200	4.800	1.200	0.300
<u> </u>	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	A	19.200	4.800	1.200	0.300
14.745600	2	115.200	28.800	7.200	1.800
<u> </u>	3	76.800	19.200	4.800	1.200
<u> </u>	6	38.400	9.600	2.400	0.600
↑	С	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
<u> </u>	2	153.600	38.400	9.600	2.400
<u> </u>	4	76.800	19.200	4.800	/1.200
↑	8	38.400	9.600	2.400	0.600
↑	10	19.200	4.800	1.200	0.300
22.1184	3	115.200	28.800	7.200	1.800
24.576	1	384.000	96.000	24.000	6.000
↑	2	192.000	48.000	12.000	3.000
^	4	96.000	24.000	6.000	1.500
<u> </u>	5	76.800	19.200	4.800	1.200
↑	8 (())	48.000	12.000	3.000	0.750
↑	A	38.400	9.600	2.400	0.600
↑	(10 \	24.000	6.000	1.500	0.375
27.0336	В	38.400	9.600	2.400	0.600

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc/1 and the system clock is the prescaler clock input f_{FPH}.

Timer out clock (TAOTRG) can be used for source clock of UART mode only.

Calculation method the frequency of TAOTRG

Frequency of TAOTRG = Baud rate × 16

Note 1:The TMRA0 match detects signal cannot be used as the transfer clock in I/O interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal system clock fsys, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times — on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the RXD0 signal is sampled on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SCOCR<SCLKS> setting.

• In UART mode

The receiving control block has circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this cause an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.4 Generation of the Transmission Clock

(8) Transmission controller

• In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR<SCLKS> setting.

In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK.

Handshake function

Use of $\overline{\text{CTS}}$ pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SCOMOD<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin goes high on completion of the current data send, data transmission is halted until the $\overline{\text{CTS0}}$ pin goes low again. However, the INTTX0 interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output high to request send data halt after data receive is completed by software in the \overline{RXD} interrupt routine.





Figure 3.9.5 Handshake Function



Note 1: If the CTS signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the CTS signal has fallen.

Figure 3.9.6 CTS (Clear to send) Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MODO<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun error is generated.

- (INTRX interrupt routine)
- 1) Read receiving buffer
- 2) Read error flag
- 3) If $\langle OERR \rangle \neq 1$

then

- a) Set to disable receiving (Write 0 to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read receiving buffer
- d) Read error flag
- e) Set to enable receiving (Write 1 to SC0MOD0<RXE>)
- f) Request to transmit again

4) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a Framing error is generated.

(12) Timing generation

a. In UART mode

Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	_	Center of last bit (Parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-Bit and 8-Bit+Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmitting

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Just before stop	Just before stop bit is	Just before stop bit is transmitted
	bit is transmitted	transmitted	

b. I/O interface

Transmission	SCLK output mode	Immediately after the last bit. (See Figure 3.9.19.)
interrupt	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or
timing		immediately after fall in falling mode. (See Figure 3.9.20.)
Receiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF)
interrupt		(e.g., immediately after last SCLK). (See Figure 3.9.21.)
timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF)
		(e.g., immediately after last SCLK). (See Figure 3.9.22.)


3.9.3 SFRs

6 5 4 3 2 1 0 TB8 CTSE RXE WU SC1 Bit symbol SM1 SM0 SC0 SC0MOD0 (0202H)Read/Write R/W After reset 0 0 0 0 0 0 0 0 Function Transmission Handshake Receive Wakeup Serial transmission Serial transmission clock (UART) data bit8 0: CTS function function mode 00: I/O interface mode 00: TMRA0 trigger disable 0: Receive 0: Disable 1: CTS 01: 7-bit UART mode 01: Baud rate disable 1: Enable 1: Receive 10: 8-bit UART mode generator enable enable 11: 9-bit UART mode 10: Internal clock fSYS 11: External clcok (SCLK0 input) Serial transmission clock source (UART) 00 Timer TMRA0 match detect signal 01 Baud rate generator 10 Internal clock f_{SYS} 11 External clock (SCLK0 input) Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC0CR). Serial transmission mode I/O Interface mode 00 01 7-bit mode 10 UART mode 8-bit mode 9-bit mode 11 Wakeup function 9-bit UART Other modes Interrupt generated when data is received Don't care Interrupt generated only when SC0CR<RB8> = 1 Receiving function Receive disabled 0 Receive enabled Handshake function (CTS pin) Disabled (Always transferable) Enabled Transmission data bit8

Figure 3.9.7 Serial Mode Control Register (SIO0, SC0MOD0)

7 6 5 4 3 2 1 0 TB8 RXE WU SM1 SM0 SC1 SC0 SC1MOD0 **CTSE** Bit symbol (020AH) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Serial transmission Function Transmission Handshake Receive Wakeup Serial transmission data bit8 0: CTS function function mode clock (UART) disable 0: Receive 0: Disable 00: I/O interface mode 00: TMRA0 trigger 1: CTS disable 1: Enable 01: 7-bit UART mode 01: Baud rate 10: 8-bit UART mode 1: Receive generator enable enable 11: 9-bit UART mode 10: Internal clock fsys 11: External clcok (SCLK1 input) Serial transmission clock source (for UART) 00 Timer TMRA0 match detect signal Baud rate generator 10 Internal clock f_{SYS} 11 External clock (SCLK1 input) Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC1CR). Serial transmission mode 00 I/O Interface mode 01 7-bit mode **UART** mode 10 8-bit mode **11** 9-bit mode Wakeup function 9-bit UART Other modes Interrupt generated when data is received Don't care Interrupt generated only when SC1CR<RB8> = 1 Receiving function Receive disabled Receive enabled Handshake function (TTS pin) Disabled (Always transferable) 0 Enabled Transmission data bit8

Figure 3.9.8 Serial Mode Control Register (SIO1, SC1MOD0)




Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.



7 6 5 4 3 2 1 0 **EVEN** PΕ **OERR** FERR **SCLKS** IOC SC1CR RB8 **PERR** Bit symbol (0209H) Read/Write R/W R R (Cleared to 0 when) After reset Undefined 0 0 0 0 0 Parity Function 1: Error 0: SCLK1 Received Parity 0: Baud rate data bit8 0: Odd addition generator 1: Even 0: Disable 1: SCLK1 1: Enable 1: SCLK1 pin input Overrun Parity Framing I/O interface input clock select Baud rate generator SCLK1 pin input Edge selection for SCKL pin (I/O mode) Transmits and receives data on rising edge of SCLK1 Transmits and receives data on falling edge of SCLK1. Framing error flag Cleared to 0 Parity error flag when read Overrun error flag Parity addition enable Disabled Enabled Even parity addition/check Even parity Received data bit8

Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.






Note1: Availability of +(16-K)/16 division function

_	Z	UART Mode	I/O Mode
	2 to 15		×
>	1, 16	×	×

The baud rate generator can be set to "1" in UART mode only when the +(16-K)/16 division function is not used. Do not use in I/O interface mode.

Note2: Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.11 Baud Rate Generator Control (SIO0, BR0CR, BR0ADD)




Note1: Availability of +(16-K)/16 division function

N	UART Mode	I/O Mode
2 to 15	0	×
1, 16	×	×

The baud rate generator can be set "1" in UART mode only when the +(16-K)/16 division function is not used. Do not use in I/O interface mode.

Note2: Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.9.12 Baud Rate Generator Control (SIO1, BR1CR, BR1ADD)



Note: Prohibit read modify write for SC0BUF.


Figure 3.9.13 Serial Transmission/Receiving Buffer Registers (SIO0, SC0BUF)

SC0MOD1 (0205H)

	7	6	5	4	(3	2	1	0
Bit symbol	12S0	FDPX0						
Read/Write	R	W		7	Þ			
After reset	0	0				1		
Function	IDLE2	Duplex						
	0: Stop	0: Half)) .	0 (
	1: Run	1: Full					2/))	

Figure 3.9.14 Serial Mode Control Register 1 (SIO0, SC0MOD1)





Note: Prohibit read modify write for SC1BUF.

Figure 3.9.15 Serial Transmission/Receiving Buffer Registers (SIO1, SC1BUF)

SC1MOD1 (020DH)

	7	6	5	4	(3	> 2	1	0
Bit symbol	12S1	FDPX1		\int				
Read/Write	R/	W		7			1	
After reset	0	0				7	} { }.	
Function	IDLE2	Duplex		(0)				
	0: Stop	0: Half)) .	0		
	1: Run	1: Full			/	1	2/11	

Figure 3.9.16 Serial Mode Control Register 1 (SIO1, SC1MOD1)



3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.17 SCLK Output Mode Connection Example




Figure 3.9.18 SCLK Input Mode Connection Example

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.9.19 Transmitting Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is output, INTESO<ITX0C> will be set to generate INTTX0 interrupt.





Figure 3.9.20 Transmitting Operation in I/O Interface Mode (SCLK0 input mode)



b. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRXOC> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRXOC> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SC0MOD0<RXE> to 1.

IRXOC
(INTRX0
interrupt request)
SCLK0 output
(<SCLKS>=0
Rising edge mode)
SCLK0 output
(<SCLKS>=1
Fallingf edge mode)

RXD0

Bit0

Bit1

Bit6

Bit7

Figure 3.9.21 Receiving Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTES0<IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTES0<IRX0C> will be set again to be generate INTRX0 interrupt.





Figure 3.9.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: The system must be put in the receive enable state (SCMOD0<RXE> = 1) before data can be received.

TOSHIBA

c. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of Receive Interrupt to 0 and set enable the interrupt level (1 to 6) to the transfer interrupt. In the transfer interrupt program, The receiving operation should be done like the above example before setting the next transfer data.




(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0<SM1:0> to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).


Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Example: When receiving data of the following format, the control registers should be set as described below.



* Clock state System clock: High frequency (fc) Clock gear: 1 (fc) Prescaler clock: System clock Main settings 7 6 5 4 3 2 1 0 Set P91 to function as the RXD0 pin. P9CR Enable receiving in 8-bit UART mode. SC0MOD0 ← --1-1001 SC0CR - 0 1 - - - -Add even parity. \leftarrow 0 0 0 1 0 1 0 1 Set the transfer rate to 9600 bps. BR0CR Enable the INTTX0 interrupt and set it to interrupt level 4. INTES0 ← - - - - 1 0 0 Interrupt processing ← SC0CR AND 00011100 Acc Check for errors. if Acc ≠ 0 then ERROR Read the received data ← SC0BUF Acc X: Don't care, -: No change

(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.


In the case of transmission the MSB (9th bit) is written to SCOMODO<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0

VU> to 1. The interrupt INTRX0 occurs only when

RB8> = 1.




Note: The TXD pin of each slave controller must be in Open-drain output mode.


Figure 3.9.23 Serial Link Using Wakeup Function

Protocol

- (1) Select 9-bit UART mode on the master and slave controllers.
- (2) Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- (3) The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) <TB8> is set to 1.



- (4) Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.
- (5) The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to 0. The MSB (Bit8) <TB8> is cleared to 0.




(6) The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (Bit8 or <RB8>) are set to 0, disabling INTRX0 interrupts.

The slave controller (WU bit = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



Example: To link two slave controllers serially with the master controller using the internal clock fsys as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 only is used for the purposes of this explanation.

Setting the master controller

Main

P9CR P9FC ← X X − X − − X 1∧

1 0 0 - 1 0 1

 $SCOMODO \leftarrow 1 - 1 - 1 1 1 0$ $\leftarrow 0 0 0 0 0 0 0 1$

Set P90 and P91 to function as the TXD0 and RXD0 pins respectively.

Enable the INTTX0 interrupt and set it to interrupt level 4.

Enable the INTRX0 interrupt and set it to interrupt level 5. Set f_{SYS} as the transmission clock for 9-bit UART mode.

Set the select code for slave controller 1.

INTTX0 interrupt

 $SCOMODO \leftarrow 0$ SC0BUF

Set TB8 to 0.

Set data for transmission.

Setting the slave controller

Main

INTES0

P9CR P9FC ODE X X X XX X 1

1 0 1

- 1 1 0

Set P91 to RXD0 and P90 to TXD0 (Open-drain output).

Enable INTRX0 and INTTX0.

Set <WU> to 1 in 9-bit UART transmission mode using fSYS as the transfer clock.

INTRX0 interrupt

SC0MOD0 ←

Acc ← SC0BUF

if Acc = select code

Then SC0MOD0 \leftarrow --- 0 --- Clear <WU> to 0.

3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.24 shows the block diagram.




Figure 3.9.24 IrDA Block Diagram

(1) Modulation of the transmission data

When the transfer data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud rate. The pulse width is selected by the SIRCR<PLSEL>. When the transfer data is 1, the modem outputs 0.




Figure 3.9.25 Modulation Example of Transfer Data

(2) Modulation of the receive data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs 0 to SIO0. Otherwise the modem outputs 1 to SIO0. The receive pulse logic is also selectable by SIRCR<RXSEL>.




Figure 3.9.26 Demodulation Example of Receive Data

(3) Data format

The data format is fixed as follows:

Data length: 8-bit

Parity bits: none

Stop bits: 1

Any other settings don't guarantee the normal operation.

(4) SFR

Figure 3.9.27 shows the control register SIRCR. Set the data SIRCR during SIO0 is inhibited (Both TXEN and RXEN of this register should be set to 0).

Any changing for this register during transmission or receiving operation don't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting

; Set the SIO to UART Mode.

2) LD (SIRCR), 07H

; Set the receive data pulse width to 16x.

3) LD (SIRCR), 37H

; TXEN, RXEN Enable the Transmission and receiving of SIO.

4) Start transmission and receiving for SIO0 ; The modem operates as follows:

· SIO0 starts transmitting.

IR receiver starts receiving

(5) Notes

1) Baud rate generator for IrDA

To generate baud rate for IrDA, use baud rate generator in SIO0 by setting 01 to SC0MOD0<SC1:0>. To use another source (TA0TRG, fSYS and SCLK0 input) are not allowed.

2) As the IrDA 1.0 physical layer specification, the data transfer speed and infra-red pulse width is specified.

	/	1////		
Table 2 Del	David Data	~ # # D/J/4 #	\	Specifications
12010 3 9 4	Baud Kale	and Puise	vviain	Specifications

Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (Minimum)	Pulse Width (Typical)	Pulse Width (Maximum)
2.4 kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
9.6 kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19.2 kbps	₩ RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
38.4 kbps	RZI	±0.87	1.41 μs	4.88 μs	5.96 μs
57.6 kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 kbps	RZI	±0.87	1.41 μs	1.63 μs	2.23 μs

The infrared pulse width is specified either baud rate $T \times 3/16$ or 1.6 μs (1.6 μs is equal to 3/16 pulse width when baud rate is 115.2 kbps).

The TMP91FY42F has the function selects the pulse width on the transmission either 3/16 or 1/16. But 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to $T \times 1/16$.

As the same reason, +(16-k)/16 division function in the baud rate generator of SIO0 can not be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-k)/16 division function can not be used. Table 3.9.5 shows Baud rate and pulse width for (16-k)/16 division function.

Table 3.9.5 Baud Rate and Pulse Width for (16 - k)/16 Division Function

Pulse Width		Baud Rate					
ruise widiii	115.2 kbps	57.6 kbps	38.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps	
	T × 3/16	×	0	0	0		0
	T × 1/16	_	_	×	0		0

- o: Can be used (16 k)/16 division function
- x: Can not be used (16 k)/16 division function
- -: Can not be set to 1/16 pulse width

7 6 5 4 3 2 1 0 PLSEL RXSEL TXEN **RXEN** SIRWD3 SIRWD2 SIRWD1 SIRWD0 SIRCR Bit symbol (0207H) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Function Select Receive Receive Transmit Select receive pulse width transmit data 0: Disable 0: Disable Set effective pulse width for equal or more than pulse width 0: H pulse 1: Enable 1: Enable $2x \times (value + 1) + 100ns$ 0: 3/16 1: L pulse Can be set: 1 to 14 1: 1/16 Can not be set: 0, 15 Select receive pulse width Formula: Effective pulse width $\geq 2x \times (Value + 1) + 100ns$ $x = 1/f_{FPH}$ 0000 Cannot be set 0001 Equal or more than 4x + 100 ns 1110 Equal or more than 30x + 100 ns 1111 Can not be set Receive operation Disabled Enabled Transmit operation Disabled 0 Enabled Select transmit pulse width 3/16 1/16 1

Figure 3.9.27 IrDA Control Register

3.10 Serial Bus Interface (SBI)

The TMP91FY42 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit SIO mode and an I^2C bus mode.

The serial bus interface is connected to an external device through P61 (SDA) and P62 (SCL) in the I²C bus mode; and through P60 (SCK), P61 (SO) and P62 (SI) in the clocked-synchronous 8-bit SIO mode.

Each pin is specified as follows.

	ODE <ode62:61></ode62:61>	P6CR <p62c:60c> P6FC<p62f:60f></p62f:60f></p62c:60c>
I ² C bus mode	11	11X 11X
Clocked synchronous	VV	011
8-bit SIO mode	XX	010

X: Don't care

3.10.1 Configuration




Figure 3.10.1 Serial Bus Interface (SBI)

3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBI0CR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface data buffer register (SBI0DBR)
- I2C bus address register (I2C0AR)
- Serial bus interface status register (SBI0SR)
- Serial bus interface baud rate register 0 (SBI0BR0)
- Serial bus interface baud rate register 1 (SBI0BR1)


The above registers differ depending on a mode to be used.

Refer to section 3.10.4 "I²C Bus Mode Control" and 3.10.7 "Clocked Synchronous 8-Bit SIO Mode Control".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats in the I²C bus mode is shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (Data transferred from master device to slave device)



S: Start condition

R/W: Direction bit

ACK: Acknowledge bit

P: Stop condition

Figure 3.10.2 Data Format in the I²C Bus Mode


3.10.4 I²C Bus Mode Control

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I²C bus mode.

Seirial Bus Interface Conrol Register 1

SBI0CR1 (0240H)

Prohibit readmodifywrite





	ai bollai	Clock Scicotion Cooks. or at write	
000	n∈5	- Note 4)	
001	n = 6	 Note 4 System clock: fc 	\
010	n = 7	 Note 4 Clock gear: fc/1 	1
011	n = 8	 Note 4 fc = 27 MHz 	1
100	n = 9	51.9 kHz (internal SCL output)	
101	n = 10	26.2 kHz $fscl = \frac{fc}{2^n + 8}$ [Hz]	/
110	n = 11	13.1 kHz 2" + 8	
111		(Reserved)	

Software reset state monitor <SWRMON> at read

	,
0 <	During software reset
1	Initial data

Acknowledge mode specification

0	Not generate clock pulse for acknowledge signal
1	Generate clock pulse for acknowledge signal

_		/			
→ `	Mrumh	or of	hite	trancf	orroc

-	Trumber of bits transferred						
7	7	<ack></ack>	· = 0	<ack:< td=""><td>> = 1</td></ack:<>	> = 1		
	<bc2:0></bc2:0>	Number of	Bits	Number of	Bits		
		clock pulses	מֿם	clock pulses	סום		
	000	8	8	9	8		
7	001	1	1	2	1		
	010	2	2	3	2		
	011	3	3	4	3		
	100	4	4	5	4		
	101	5	5	6	5		
	110	6	6	7	6		
	111	7	7	8	7		

Note 1: Set the <BC2:0> to 000 before switching to a clock-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) Serial clock.

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I²C bus circuit does not support fast mode, it supports standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100kbps, the compliance with the I²C specification is not guraranteed in that case.

Figure 3.10.3 Registers for the I²C Bus Mode

Serial Bus Interface Control Register 2

7 6 5 4 3 2 1 0 SBI0CR2 SWRST1 SWRST0 Bit symbol MST TRX ВВ PIN SBIM1 SBIM0 (0243H)Read/Write W W (Note 1) W (Note 1) After reset 0 0 0 Prohibit **Function** Master/slave Transmitter/ Start/stop Cancel Serial bus interface Software reset generate read-INTSBI selection receiver condition operating mode selection write 10 and 01, then an modify-(Note2) internal reset signal is selection generation interrupt write 00: Port mode generated. request 01: SIO mode 10: I²C bus mode 11: (Reserved) Serial bus interface operating mode selection (Note 2) 00 Port mode (Serial bus interface output disabled) 01 Clocked synchronous 8-bit SIO mode 10 J²C bus mode 11 (Reserved)

> INTSBI interrupt request 0 Don't care Cancel interrupt request Start/stop condition generation 0 Generates the stop condition 1 Generates the start condition Fransmitter/receiver selection Receiver Transmitter Master/slave selection Slave Master

Note 1: Reading this register function as SBIOSR register.

Note 2: Switch a mode to port mode after confirming that the bus is free. Switch a mode between I²C bus mode and clock-synchronous 8-bit SIO mode after confirming that input

signals via port are high level.

Figure 3.10.4 Registers for the I²C Bus Mode




Figure 3.10.5 Registers for the I²C Bus Mode

Serial Bus Interface Baud Rate Regster 0 6 5 4 3 2 7 1 0 SBI0BR0 Bit symbol I2SBI0 (0244H)Read/Write W R/W Prohibit After reset 0 0 IDLE2 modify-Function Always write write 0 0: Stop 1: Run Operation during IDLE 2 mode 0 Stop Operation 1 Serial Bus Interface Baud Rate Register 1 7 4 0 SBI0BR1 P4EN Bit symbol (0245H) Read/Write W Prohibit After reset 0 0 read-**Function** Internal Always modifywrite clock write 0 0: Stop 1: Operate Baud rate clock control Stop Operate Sirial Bus Interface Data Buffer Register 7 6 5 4 2 1 0 SBI0DBR Bit symbol DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 (0241H) Read/Write R (Received)/W (Transfer) After reset Undefined Prohibit read-Note 1: When writing transmitted data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0). modifywrite SBIDBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is Note 2: prohibitted. 1²C Bus Address Register 7 6 5 4 3 2 1 0 I2C0AR ALS Bit symbol SA6 SA5 SA4 SA3 SA2 SA0 SA1 (0242H)Read/Write W After reset 0 0 0 0 0 Prohibit Function Slave address selection for when device is operating as slave device Address readrecognition modifymode write specification Address recognition mode specification

Figure 3.10.6 Registers for the I²C Bus Mode

Slave address recognition

Non slave address recognition

0

3.10.5 Control in I²C Bus Mode

(1) Acknowledge mode specification

Set the SBIOCR1<ACK> to 1 for operation in the acknowledge mode. The TMP91FY42 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode, The TMP91FY42 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of transfer bits


The SBI0CR1<BC2:0> is used to select a number of bits for next transmitting and receiving data.

Since the <BC2:0> is cleared to 000 as a start condition, a slave address and direction bit transmission are executed in 8 bits. Other than these, the <BC2:0> retains a specified value.

(3) Serial clock

a. Clock source

The SBIOCR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode. Set a communication baud rate that meets the I²C bus specification, such as the shortest pulse width of t_Low, based on the equations shown below.



Note 1: fSB is the clock fFPH.

Note 2: It's prohibited to use fc/16 prescaler clock when using SBI block. (I²C bus and clock synchronous.)

Figure 3.10.7 Clock Source

b. Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP91FY42 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.10.8 Clock Synchronization

As master A pulls down the internal SCL output to the low level at point a, the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point b and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A wait for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point c and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP91FY42 is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2C0AR. Clear the <ALS> to 0 for the address recognition mode.

(5) Master/slave selection

Set the SBIOCR2<MST> to 1 for operating the TMP91FY42 as a master device. Clear the SBIOCR2<MST> to 0 for operation as a slave device. The <MST> is cleared to 0 by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter/receiver selection

Set the SBI0CR2<TRX> to 1 for operating the TMP91FY42 as a transmitter. Clear the <TRX> to 0 for operation as a receiver. When data with an addressing format is transferred in slave mode, when a slave address with the same value that an I2C0AR or a GENERAL CALL is received (All 8-bit data are 0 after a start condition), the <TRX> is set to 1 by the hardware if the direction bit (R/\overline{W}) sent from the master device is 1, and is cleared to 0 by the hardware if the bit is 0. In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to 0 by the hardware if a transmitted direction bit is 1, and is set to 1 by the hardware if it is 0. When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to 0 by the hardware after a stop condition on the I²C bus is detected or arbitration is lost.

(7) Start/stop condition generation

When the SBI0SR<BB> is 0, slave address and direction bit which are set to SBI0DBR are output on a bus after generating a start condition by writing 1 to the SBI0CR2<MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register SBI0DBR and set 1 to <ACK> beforehand.




Figure 3.10.9 Start Condition Generation and Slave Address Generation

When the <BB> is 1, a sequence of generating a stop condition is started by writing 1 to the <MST, TRX, PIN>, and 0 to the <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until a stop condition is generated on a bus.




Figure 3.10.10 Stop Condition Generation

The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected.

And about generation of stop condition in master mode, there are some limitation point. Please refer to the 3.10.6 (4) "Stop condition generation".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request (INTSBI) occurs, the SBI0CR2<PIN> is cleared to 0. During the time that the SBI0CR2<PIN> is 0, the SCL line is pulled down to the low level.

The <PIN> is cleared to 0 when a 1 word of data is transmitted or received. Either writing/reading data to/from SBI0DBR sets the <PIN> to 1.

The time from the <PIN> being set to 1 until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = 0), <PIN> is cleared to 0 when the received slave address is the same as the value set at the I2C0AR or when a GENERAL CALL is received (All 8-bit data are 0 after a start condition). Although SBI0CR2<PIN> can be set to 1 by the program, the <PIN> is not clear it to 0 when it is written 0.

(9) Serial bus interface operation mode selection

SBI0CR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set SBI0CR2<SBIM1:0> to 10 when the device is to be used in 1²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I2C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point a. After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called arbitration lost. Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.11 Arbitration Lost

The TMP91FY42 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to 1.

When SBIOSR<AL> is set to 1, SBIOSR<MST, TRX> are cleared to 00 and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

SBI0SR<AL> is cleared to 0 when data is written to or read from SBI0DBR or when data is written to SBI0CR2.




Figure 3.10.12 Example of when TMP91CW12 is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBIOSR<AAS> is set to 1 in slave mode, in address recognition mode (e.g., when I2COAR<ALS> = 0), when a GENERAL CALL is received, or when a slave address matches the value set in I2COAR. When I2COAR<ALS> = 1, SBIOSR<AAS> is set to 1 after the first word of data has been received. SBIOSR<AAS> is cleared to 0 when data is written to or read from the data buffer register SBIODBR.

(12) GENERAL CALL detection monitor

SBI0SR<AD0> is set to 1 in slave mode, when a GENERAL CALL is received (All 8-bit received data is 0, after a start condition). SBI0SR<AD0> is cleared to 0 when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is locked by external noises, etc.

An internal reset signal pulse can be generated by setting SBIOCR2<SWRST1:0> to 10 and 01. This initializes the SBI circuit internally. All command (except SBIOCR2<SBIM1:0>) registers and status registers are initialized as well.

SBIOCR1<SWRMON> is automatically set to "1" after the SBI circuit has been initialized.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transferred data can be written by reading or writing the SBI0DBR.

In the master mode, after the start condition is generated the slave address and the direction bit are set in this register.

(16) I2C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP91FY42 functions as a slave device.

The slave address output from the master device is recognized by setting the I2COAR<ALS> to 0. The data format is the addressing format. When the slave address is not recognized at the <ALS> = 1, the data format is the free data format.

(17) Baud rate register (SBI0BR1)/

Write 1 to SBI0BR1<P4EN> before operation commences.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.



3.10.6 Data Transfer in I²C Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>, Set SBI0BR1 to 1 and clear bits 7 to 5 and 3 in the SBI0CR1 to 0.

Set a slave address $\langle SA6:0 \rangle$ and the $\langle ALS \rangle$ = 0 when an addressing format) to the I2C0AR.

For specifying the default setting to a slave receiver mode, clear 0 to the <MST, TRX, BB> and set 1 to the <PIN>, 10 to the <SBIM1:0>.

(2) Start condition and slave address generation

a. Master mode

In the master mode, the start condition and the slave address are generated as follows.

Check a bus free status (when $\langle BB \rangle \neq 0$).

Set the SBI0CR1<ACK> to 1 (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBI0CR2<BB> = 0, the start condition are generated by writing 1111 to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request occurs at the falling edge of the 9th clock. The <PIN> is cleared to 0. In the master mode, the SCL pin is pulled down to the low level while <PIN> is 0. When an interrupt request occurs, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

b. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2C0AR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBI interrupt request occurs on the falling edge of the 9th clock. The <PIN> is cleared to 0. In slave mode the SCL line is pulled down to the low level while the <PIN> = 0.




Figure 3.10.13 Start Condition Generation and Slave Address Transfer

(3) 1-word data transfer

Check the <MST> by the INTSBI interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. If $\langle MST \rangle = 1$ (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> = 1 (Transmitter mode)

Check the <LRB>. When <LRB> is 1, a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.10.6 (4)) and terminate data transfer.

When the <LRB> is 0, the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the BC<2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes 1, a serial clock pulse is generated for transferring a new 1 word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI interrupt request occurs. The <PIN> becomes 0 and the SCL line is pulled down to the low level. If the data to be transferred is more than 1 word in length, repeat the procedure from the <LRB> checking above.




Figure 3.10.14 Example in which BC<2:0> = 000 and <ACK> = 1 in Transmitter Mode

When the <TRX> is 0 (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL line (data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes 1. Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBI interrupt request then occurs and the <PIN> becomes 0, Then the TMP91FY42F pulls down the SCL pin to the low level. The TMP91FY42 outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.




Figure 3.10.15 Example of when <BC2:0> = 000, <ACK> = 1 in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear <ACK> to 0 before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set BC<2:0> to 001 and read the data. The TMP91FY42 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains high. The transmitter interprets the high signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request been generated, the TMP91FY42 generates a stop condition (See Section 3.10.6 (4)) and terminates data transfer.




Figure 3.10.16 Termination of Data Transfer in Master Receiver Mode

b. If $\langle MST \rangle = 0$ (Slave mode)

In the slave mode the TMP91FY42 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI interrupt request occurs when the TMP91FY42 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching received address. In the master mode, the TMP91FY42 operates in a slave mode if it losing arbitration. An INTSBI interrupt request occurs when a word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs the <PIN> is cleared to 0 and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to 1 will release the SCL pin after taking tLOW time.

Check the SBIOSR<AL>, <TRX>, <AAS>, and <ADO> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP91FY42 loses arbitration when transmitting a slave address and receives a slave address for which the value of the direction bit sent from another master is 1.	Set the number of bits a word in <bc2:0> and write the transmitted data to SBI0DBR</bc2:0>
	0	1	0	In salve receiver mode the TMP91FY42 receives a slave address for which the value of the direction bit sent from the master is 1.	
		0	0	In salve transmitter mode a single word of is transmitted. Set BC<2:0> to the number of bits in a word.	Check the <lrb> setting. If <lrb> is set to 1, set <pin> to 1 since the receiver win no request the data which follows. Then, cleat <trx> to 0 to release the bus. If <lrb> is cleared to 0 of and write the transmitted data to SBIODBR since the receiver requests next data.</lrb></trx></pin></lrb></lrb>
0 1 1 1/0		0	The TMP91FY42 loses arbitration when transmitting a slave address and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is 0. The TMP91FY42 loses arbitration when transmitting a slave address or data and terminates word data transfer. In slave receiver mode the TMP91FY42 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is 0.	Read the SBI0DBR for setting the <pin> to 1 (Reading dummy data) or set the <pin> to 1.</pin></pin>	
		0	1/0	In slave receiver mode the TMP91FY42 terminates receiving word data.	Set BC<2:0> to the number of bits in a word and read the received data from SBI0DBR.

(4) Stop condition generation

When SBI0SR<BB> = 1, the sequence for generating a stop condition can be initiated by writing 1 to SBI0CR2<MST, TRX, PIN> and 0 to SBI0CR2<BB>. Do not modify the contents of SBI0CR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP91FY42 generates a stop condition when the other device has released the SCL line.

When SBI0CR2<MST, TRX, PIN> are written 1 and <BB> is written 0, <BB> changes to 0 by internal SCL changes to 1, without waiting stop condition.

To check whether SCL and SDA pin are 1 by sensing their ports is needed to detect bus free condition.




Figure 3.10.17 Stop Condition Generation (Single master)




Figure 3.10.18 Stop Condition Generation (Multi master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when the TMP91FY42 is in master mode.

Clear SBI0CR2<MST, TRX, BB> to 0 and set SBI0CR2<PIN> to 1 to release the bus. The SDA line remains high and the SCL pin is released. Since a stop condition has not been generated on the bus, other devices assume the bus to be in busy state. Monitor the value of SBI0SR<BB> until it becomes 0 so as to ascertain when the TMP91FY42's SCL pin is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus remains in a free state, generate a start condition using the procedure described in 3.10.6 (2).

In order to satisfy the setup time requirements when restarting, take at least 4.7 µs of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.





Figure 3.10.19 Timing Diagram for TMP91FY42F Restart

Clocked Synchronous 8-Bit SIO Mode Control 3.10.7

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.




Note: Set the tranfer mode and the serial clock after setting <SIOS> to 0 and <SIOINH> to 1.

SBIODBR (0241H) 7 6 5 4 3 2 1 0 Bit symbol DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Prohibit read-read-read-read-read-read-read-read-		Serial Bus Interface Data Buffer Register								
Bit symbol DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Prohibit Read/Write Rea			7 (√> 6) 5	4	3	2	1	0
	(02+111)	Bit symbol	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
		Read/Write	R (Receiver)/W (Transfer)							
modify- write Undefined	modify-	After reset	Undefined							

Figure 3.10.20 Register for the SIO Mode

Serial Bus Interface Control Register 2



Serial bus interface operation mode selection

00	Port mode (Serial bus interface output disabled)
01	Clocked synchronous 8-bit SIO mode
10	1 ² C bus mode
1/1/	(Pasaryad)

1 Transfer in progress

Note 1: Set the SBI0CR1<BC2:0> 000 before switching to a clocked synchronous 8-bit SIO mode.

Note 2: Please always write SBICR2<1:0> to "00".

Serial Bus Interface Status Register

		7	6	5	4	3		2) 1		0
SBI0SR	Bit symbol			X	1	SIOF	(6	SEF)		
(0243H)	Read/Write			4			R			
	After reset				\\	// o		0		
	Function				\checkmark	Serial transfer	Shift	pperation		
						operation	status	s monitor		
				7		status monitor	~			
					4		Shift	t operation statu	us monito	or
			$((// \land)$			4/	0	Shift operation	terminat	ted
					\bigcap		1	Shift operation	in progre	ess
		(():			$(\vee/)$	\sqcup	Seria	al transfer opera	ating stat	us monitor
							0	Transfer termin	nated	

Figure 3.10.21 Registers for the SIO Mode




Figure 3.10.22 Registers for the SIO Mode



(1) Serial clock

a. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK pin.

When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.




Figure 3.10.23 Automatic Wait Function

External clock (<SCK2:0> = 111)

An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is $1.7 \, \text{MHz}$ (when fc = $27 \, \text{MHz}$).




Figure 3.10.24 Maximum Data Transfer Frequency when External Clock Input Used



b. Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK pin input/output).




Figure 3.10.25 Shift Edge

(2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write transmit data to the SBIODBR.

After the transmit data is written, set the SBIOCR1<SIOS> to 1 to start data transfer. The transmitted data is transferred from SBIODBR to the shift register and output to the SO pin in synchronized with the serial clock, starting from the least significant bit (LSB), When the transmission data is transferred to the shift register, the SBIODBR becomes empty. An INTSBI (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmit data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to SBI0DBR by the interrupt service program.


When the transmit is started, after the SBIOSR<SIOF> goes 1 output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by clearing the <SIOS> to 0 by the buffer empty interrupt service program or setting the <SIOINH> to 1. When the <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the <SIOF> (Bit3 of SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to 0 when transmitting is complete. When the <SIOINH> is set to 1, transmitting data stops. SBIOSR<SIOF> turns 0.

When an external clock is used, it is also necessary to clear SBI0SR<SIOS> to 0 before new data is shifted; otherwise, dummy data is transmitted and operation ends.



Example: Program to stop data transmission (when an external clock is used)



b. 8-bit receive mode




Figure 3.10.27 Transmitted Data Hold Time at End of Transmission

Set the control register to receive mode and set SBI0CR1<SIOS> to 1 for switching to receive mode. Data is received into the shift register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When 8-bit data is received, the data is transferred from the shift register to SBI0DBR. An INTSBI (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from SBI0DBR by the interrupt service program.

When an internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data has been read from SBIODBR.

When an external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from SBI0DBR before the next serial clock pulse is input. If the received data is not read, any further data which is to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when <SIOS> is cleared to 0 by the buffer full interrupt service program or when <SIOINH> is set to 1. If <SIOS> is cleared to 0, received data is transferred to SBIODBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program, set SBIOSR<SIOF> to be sensed. <SIOF> is cleared to 0 when receiving has been completed. When it is confirmed that receiving has been completed, the last data is read. When <SIOINH> is set to 1, data receiving stops. <SIOF> is cleared to 0 (The received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing <SIOS> to 0, read the last data, then change the mode.




Figure 3.10.28 Receiver Mode (Example: Internal clock)

c. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to SBI0DBR. After the data has been written, set SBI0CR<SIOS> to 1 to start transmitting/receiving. When data is transmitted, the data is output via the SO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to SBI0DBR and an INTSBI interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data has been read.

When an internal clock is used, the automatic wait function will be in effect until the received data has been read and the next data has been written.

When an external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBIOSR<SIOF> goes 1 output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when <SIOS> is cleared to 0 by the INTS2 interrupt service program or when SBI0CR1<SIOINH> is set to 1. When <SIOS> is cleared to 0, received data is transferred to SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program, set SBI0SR to be sensed. <SIOF> is set to 0 when transmitting/receiving has been completed. When <SIOINH> is set to 1, data transmitting/receiving stops. <SIOF> is then cleared to 0.

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing <SIOS> to 0, read the last data, then change the transfer mode.




Figure 3.10.30 Transmitted Data Hold Time at End of Transmit/Receive



3.11 Analog/Digital Converter

The TMP91FY42 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input only port 5 and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block Diagram of AD Converter

3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The AD conversion results are stored in 8 kinds of AD conversion data upper and lower registers: ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L.

Figure 3.11.2 shows the registers related to the AD converter.




Figure 3.11.2 AD Converter Related Register

AD Mode Control Register 1 7 5 4 2 1 6 0 ADMOD1 Bit symbol VREFON I2AD ADTRGE ADCH2 ADCH1 ADCH0 (02B1H) Read/Write R/W R/W After reset 0 0 Function **VREF** IDLE2 Analog input channel selection AD external 0: Stop application trigger start control 1: Operate control 0: OFF 0: Disable 1: ON 1: Enable Analog input channel selection <SCAN> 0 (Channel Channel <ADCH2:0> fixed scanned AN0 AN0 AN1 001 $AN0 \rightarrow AN1$ 010 AN2 $AN0 \rightarrow AN1 \rightarrow AN2$ 011 (Note) AN3 $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ 100 AN4 AN4 101 $AN4 \rightarrow AN5$ AN5 110 AN₆ $AN4 \rightarrow AN5 \rightarrow AN6$ 111 AN7 $AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$ AD conversion start control by external trigger (ADTRG input) 0 Disabled Enabled IDLE2 control

Before starting conversion (before writing 1 to ADMOD0<ADS>), set the <VREFON> bit to 1.

As pin AN3 also functions as the ADTRG input pin, do not set <ADCH2:0> = 011 when using

0 Stopped
1 In operation

AD converter

0 OFF


1 ON

Control of application of reference voltage to

Figure 3.11.3 AD Converter Related Registers

Note:

 \overline{ADTRG} with $\langle ADTRGE \rangle = 0$.



- Bits 5 to 1 are always read as 1.
- Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.11.4 AD Converter Related Registers




Figure 3.11.5 AD Converter Related Registers

3.11.2 Description of Operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage as the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write 0 to ADMOD1 <VREFON> in AD mode control register 1. To start AD conversion in the off state, first write 1 to ADMOD1<VREFON>, wait 3 µs until the internal reference voltage stabilizes (This is not related to fc), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = 0)
 Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN7 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1)
 Setting ADMOD1<ADCH2:0> selects one of the 8 scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

After reset, ADMOD0<SCAN> = 0 and ADMOD1<ADCH2:0> = 000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

101010		
<adch2:0></adch2:0>	Channel Fixed <scan> = 0</scan>	Channel Scan <scan> = 1</scan>
000	ANO (7)	AN0
001	AN1 (//	AN0 → AN1
010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$
111	AN7	ANA ANE ANE ANT

Table 3.11.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write 1 to ADMOD0<ADS> in AD mode control register 0, or ADMOD1<ADTRGE> in AD mode control register 1 and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing 1 to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGxL<ADRxRF>.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The 4 AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 00 selects channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to 1, ADMODO<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.



c. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 10 selects channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMODO<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMODO<ADBF> is not cleared to 0 but held 1.

To stop conversion in a repeat conversion mode (e.g., in cases c. and d.), write a 0 to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c. and d.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a. and b.), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.11.2 Relationship between AD Conversion Modes and Interrupt Requests

Mode	Interrupt Request	ADMOD0			
Wiode	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>	
Channel fixed single conversion mode	After completion of conversion	Х	0	0	
Channel scan single conversion mode	After completion of scan conversion	X	0	1	
Channel fixed repeat	Every conversion	0	1	0	
conversion mode	Every forth conversion	1	I	U	
Channel scan repeat conversion mode	After completion of every scan conversion	X	1	1	

X: Don't care

(5) AD conversion time

 $84 \text{ states } (6.2 \text{ } \mu \text{s} \text{ at fFPH} = 27 \text{ MHz}) \text{ are required for the AD conversion for one channel.}$

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the AD conversion results. (ADREG04H/L to ADREG37H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG04H/L to ADREG37H/L. In other modes, the ANO and AN4, AN1 and AN5, AN2 and AN6, and AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

	AD Conversion	Result Register					
Analog Input Channel (Port 8)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (<itm0> = 1)</itm0>					
AN0	ADREG04H/L	ADREG04H/L ←					
AN1	ADREG15H/L	\ \\ \					
AN2	ADREG26H/L	ADREG15H/L					
AN3	ADREG37H/L	APPEQUOLUI					
AN4	ADREG04H/L	ADREG26H/L					
AN5	ADREG15H/L	ADREG37H/L					
AN6	ADREG26H/L	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\					
AN7 (/ / / ^	ADREG37H/L						

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0.

Example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

Main routine:

```
7 6 5 4 3 2 1 0
                                        Enable INTAD and set it to interrupt level 4.
INTE0AD
ADMOD1
                                        Set pin AN3 to be the analog input channel.
              1 1 X X 0 0 1 1
ADMOD0
          \leftarrow - - 0 0 X 0 0 1
                                        Start conversion in channel fixed single conversion mode.
Interrupt routine processing example:
WA
                                        Read value of ADREG37L and ADREG37H into 16-bit
           ← ADREG37
                                        general-purpose register WA.
WA
                                        Shift contents read into WA six times to right and zero-fill
```

(0800H) ← WA Write contents of WA to memory address 0800H.
 This example repeatedly converts the analog input voltages on the three pins

ANO, AN1 and AN2, using channel scan repeat conversion mode.

upper bits.

3.12 Watchdog Timer (Runaway detection timer)

The TMP91FY42 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise.

When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU. Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external $\overline{\text{RESET}}$ pin is not changed)

3.12.1 Configuration

Figure 3.12.1 is a block diagram of he watchdog timer (WDT)




Figure 3.12.1 Block Diagram of Watchdog Timer

Note: Care must be exercised in the overall design of the apparatus since the watchdog timer may fail to function correctly due to external noise, etc.

3.12.2 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared 0 by software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an antimalfunction program.

The watchdog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (when $\overline{\text{BUSAK}}$ goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

The watchdog timer consists of a 22-stage binary counter which uses the system clock (fsys) as the input clock. The binary counter can output fsys/2¹⁵, fsys/2¹⁷, fsys/2¹⁹ and fsys/2²¹.




Figure 3.12.2 NORMAL Mode

The runaway is detected when an overflow occurs, and the watchdog timer can reset device. In this case, the reset time will be between 22 and 29 states $(26.1 \sim 34.4 \,\mu s$ at fosch = 27MHz, ffph = 1.7 MHz) is ffph/2, where ffph is generated by diving the high-speed oscillator clock (fosch) by sixteen through the clock gear function.




Figure 3.12.3 Reset Mode

3.12.3 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - a. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. After reset, this register is initialized to WDMOD<WDTP1:0> = 00.

The detection times for WDT are shown in Figure 3.12.4.

b. Watchdog timer enable/disable control register < WDTE>

After reset, WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0 on reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control the watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

• Enable control

Set WDMOD<WDTE> to 1.


Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).

Note1: If the disable control is used, set the disable code (B1H) to WDCR after writing the clear code (4EH) once. (Please refer to setting example.)

Note2: If the watchdog timer setting is changed, change setting after setting to disable condition once.



WDCR (0301H) Prohibit readmodifywrite

-									
	7	6	5	4	3	2	1	0	
Bit symbol	_								
Read/Write	W								
After reset	_								
Function	B1H: WDT disable code 4EH: WDT clear code								

Disable/clear WDT

B1H
Disable code

4EH
Clear code
Others
Don't care

3.13 Special timer for CLOCK

The TMP91FY42 includes a timer that is used for a clock operation.

An interrupt (INTRTC) can be generated each 0.0625 [s] or 0.125 [s] or 0.25 [s] or 0.50 [s] by using a low frequency clock of 32.768 kHz. A clock function can be easily used.

Special timer for CLOCK can operate in all modes in which a low-frequency oscillation is operated.

In addition, INTRTC can return from each standby mode except STOP mode.




Figure 3.13.1 Block Diagram for Special timer for CLOCK

The Special timer for CLOCK is controlled by the Special timer for CLOCK control register (RTCCR) as shown in .




Figure 3.13.2 Special timer for CLOCK Control Register

3.14 Flash Memory

The TMP91FY42 incorporates flash memory that can be electrically erased and programmed using a single 3V power supply.

The flash memory is programmed and erased using JEDEC-standard commands. After a program or erase command is input, the corresponding operation is automatically performed internally. Erase operations can be performed by the entire chip (chip erase) or on a sector basis (sector erase).

The configuration and operations of the flash memory are described below.

3.14.1 Features

Power supply voltage for program/erase operations
 Sect
 Vcc = 3.0 V to 3.6 V (-10 °C to 40 °C)
 4 Kk

• Configuration 128 K × 16 bits (256 Kbytes)

Functions
 Single-word programming
 Chip erase
 Sector erase
 Data polling/Toggle bit

Sector size4 Kbytes × 64

Mode control JEDEC-standard commands

 Programming method On-board programming Parallel programmer

• Security
Write protection
Read protection

3.14.2 Block Diagram




Figure 3.14.1 Block Diagram of Flash Memory Unit

3.14.3 Operation Modes

3.14.3.1 Overview

The following three types of operation modes are available to control program/erase operations on the flash memory.

Table 3.14.1 Description of Operation Modes

Operation Mode Name	Description				
Single Chip mode	After reset release, the device starts up from the internal flash memory. Single Chip mode is further divided into two modes: "Normal mode" is a mode in which user application programs are executed, and "User Boot mode" is used to program the flash memory on-board. The means of switching between these two modes can be set by the user as desired. For example, it can be set so that Port 00 = '1' selects Normal mode and Port 00 = '0' selects User Boot mode. The user must include a routine to handle mode switching in a user application program.				
Normal mode	In this mode, the device starts up from a user application program.				
User Boot mode In this mode, the flash memory can be programmed by a user-specified method.					
Single Boot mode	After reset release, the device starts up from the internal boot ROM (mask ROM). The boot ROM includes an algorithm which allows a program for programming/erasing the flash memory on-board via a serial port to be transferred to the device's internal RAM. The transferred program is then executed in the internal RAM so that the flash memory can be programmed/erased by receiving data from an external host and issuing program/erase commands.				
Programmer mode	This mode enables the internal flash memory to be programmed/erased using a general-purpose programmer. For programmers that can be used, please contact your local Toshiba sales representative.				

Of the modes listed in Table 3.14.1, the internal flash memory can be programmed in User Boot mode, Single Boot mode and Programmer mode.

The mode in which the flash memory can be programmed/erased while mounted on the user board is defined as the on-board programming mode. Of the modes listed above, Single Boot mode and User Boot mode are classified as on-board programming modes. Single Boot mode supports Toshiba's proprietary programming/erase method using serial I/O. User Boot mode (within Single Chip mode) allows the flash memory to be programmed/erased by a user-specified method.


Programmer mode is provided with a read protect function which prohibits reading of ROM data. By enabling the read protect function upon completion of programming, the user can protect ROM data from being read by third parties.

The operation mode — Single Chip mode, Single Boot mode or Programmer mode — is determined during reset by externally setting the input levels on the AMO, AM1 and BOOT (P37) pins.

Except in Programmer mode which is entered with RESET held at "0", the CPU will start operating in the selected mode after the reset state is released. Once the operation mode has been set, make sure that the input levels on the mode setting pins are not changed during operation. Table 3.14.2 shows how to set each operation mode, and Figure 3.14.2 shows a mode transition diagram.

Table 3.14.2 Operation Mode Pin Settings

	Operation Mode	Input Pins					
	Operation Mode	RESET	BOOT (P37)	AM1 AM0			
(1)	Single Chip mode (Normal or User Boot mode)	14	1	1,(()			
(2)	Single Boot mode	1	0	/b\ 1			
(3)	Programmer mode	(0)	\rangle -	1 0			



Numbers in () correspond to the operation mode pin settings shown in Table 3.14.2.

Figure 3.14.2 Mode Transition Diagram

3.14.3.2 Reset Operation

To reset the device, hold the RESET input at "0" for at least 10 system clocks while the power supply voltage is within the rated operating voltage range and the internal high-frequency oscillator is oscillating stably. For details, refer to 3.1.1 "Reset Operation."

3.14.3.3 Memory Map for Each Operation Mode

In this product, the memory map varies with operation mode. The memory map and sector address ranges for each operation mode are shown below.




Figure 3.14.3 TMP91FY42 Memory Map for Each Operation Mode

Table 3.14.3 Sector Address Ranges for Each Operation Mode


Single Chip Mode Single Boot I Sector-0 FC0000H to FC0FFFH 10000H to 10 Sector-1 FC1000H to FC1FFFH 11000H to 11 Sector-2 FC2000H to FC2FFFH 12000H to 12	
Sector-1 FC1000H to FC1FFFH 11000H to 11 Sector-2 FC2000H to FC2FFFH 12000H to 12	Mode
Sector-2 FC2000H to FC2FFFH 12000H to 12	FFFH
	FFFH
	FFFH
Sector-3 FC3000H to FC3FFFH 13000H to 13	FFFH
Sector-4 FC4000H to FC4FFFH 14000H to 14	FFFH
Sector-5 FC5000H to FC5FFFH 15000H to 15	FFFH
Sector-6 FC6000H to FC6FFFH 16000H to 16	FFFH,
Sector-7 FC7000H to FC7FFFH 17000H to 17	PFFH)
Sector-8 FC8000H to FC8FFFH 18000H to 18	FFFH
Sector-9 FC9000H to FC9FFFH 19000H to 19	FEFH
Sector-10 FCA000H to FCAFFFH 1A000H to 1A	Ρ̈́FΗ
Sector-11 FCB000H to FCBFFFH 1B000H to 1B	FFFH
Sector-12 FCC000H to FCCFFFH 1C000H to 1C	FFFH
Sector-13 FCD000H to FCDFFFH 1D000H to 1D	FFFH
Sector-14 FCE000H to FCEFFFH 1E000H to 1E	FFFH /
Sector-15 FCF000H to FCFFFFH 1F000H to 1F	FĘFH (
Sector-16 FD0000H to FD0FFFH 20000H to 20	FFFH
	≤ 1
Sector-47 FEF000H to FEFFFFH 3F000H to 3F	FFFH
Sector-48 FF0000H to FF0FFFH 40000H to 40	₽₽₽H
Sector-49 FF1000H to FF1FFFH 41000H to 41	FFFH
Sector-50 FF2000H to FF2FFFH 42000H to 42	FFFH
Sector-51 FF3000H to FF3FFFH 43000H to 43	FFFH
	FFFH
Sector-52 FF4000H to FF4FFFH 44000H to 44	
Sector-52 FF4000H to FF4FFFH 44000H to 44 Sector-53 FF5000H to FF5FFFH 45000H to 45	FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45	FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46	FFFH FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46 Sector-55 FF7000H to FF7FFFH 47000H to 47	FFFH FFFH FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46 Sector-55 FF7000H to FF7FFFH 47000H to 47 Sector-56 FF8000H to FF8FFFH 48000H to 48	FFFH FFFH FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46 Sector-55 FF7000H to FF7FFFH 47000H to 47 Sector-56 FF8000H to FF8FFFH 48000H to 48 Sector-57 FF9000H to FF9FFFH 49000H to 49	FFFH FFFH FFFH FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46 Sector-55 FF7000H to FF7FFFH 47000H to 47 Sector-56 FF8000H to FF8FFFH 48000H to 48 Sector-57 FF9000H to FF9FFFH 49000H to 49 Sector-58 FFA000H to FFAFFFH 4A000H to 4A	FFFH FFFH FFFH FFFH FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46 Sector-55 FF7000H to FF7FFFH 47000H to 47 Sector-56 FF8000H to FF8FFFH 48000H to 48 Sector-57 FF9000H to FF9FFFH 49000H to 49 Sector-58 FFA000H to FFAFFFH 4A000H to 4A Sector-59 FFB000H to FFBFFFH 4B000H to 4B	FFFH FFFH FFFH FFFH FFFH FFFH
Sector-53 FF5000H to FF5FFFH 45000H to 45 Sector-54 FF6000H to FF6FFFH 46000H to 46 Sector-55 FF7000H to FF7FFFH 47000H to 47 Sector-56 FF8000H to FF8FFFH 48000H to 48 Sector-57 FF9000H to FF9FFFH 49000H to 49 Sector-58 FFA000H to FFAFFFH 48000H to 48 Sector-59 FFB000H to FFBFFFH 48000H to 48 Sector-60 FFC000H to FFCFFFH 4C000H to 40	FFFH FFFH FFFH FFFH FFFH FFFH FFFH

3.14.4 Single Boot Mode

In Single Boot mode, the internal boot ROM (mask ROM) is activated to transfer a program/erase routine (user-created boot program) from an external source into the internal RAM. This program/erase routine is then used to program/erase the flash memory. In this mode, the internal boot ROM is mapped into an area containing the interrupt vector table, in which the boot ROM program is executed. The flash memory is mapped into an address space different from the one into which the boot ROM is mapped (see Figure 3.14.3).

The device's SIO (SIO1) and the controller are connected to transfer the program/erase routine from the controller to the device's internal RAM. This program/erase routine is then executed to program/erase the flash memory.


The program/erase routine is executed by sending commands and write data from the controller. The communications protocol between the device and the controller is described later in this manual. Before the program/erase routine can be transferred to the RAM, user password verification is performed to ensure the security of user ROM data. If the password is not verified correctly, the RAM transfer operation cannot be performed. In Single Boot mode, disable interrupts and use the interrupt request flags to check for an interrupt request.



3.14.4.1 Using the program/erase algorithm in the internal boot ROM


(Step-1) Environment setup

Since the program/erase routine and write data are transferred via SIO (SIO1), connect the device's SIO (SIO1) and the controller on the board. The user must prepare the program/erase routine (a) on the controller.




(Step-2) Starting up the internal boot ROM

Release the reset with the relevant input pins set for entering Single Boot mode. When the internal boot ROM starts up, the program/erase routine (a) is transferred from the controller to the internal RAM via SIO according to the communications procedure for Single Boot mode. Before this can be carried out, the password entered by the user is verified against the password written in the user application program. (If the flash memory has been erased, 12 bytes of "0xFF" are used as the password.)



(Step-3) Copying the program/erase routine to the RAM


After password verification is completed, the boot ROM copies the program/erase routine (a) from the controller to the RAM using serial communications. The program/erase routine must be stored within the RAM address range of 001000H to 004DFFH.



(Step-4) Executing the program/erase routine in the RAM

Control jumps to the program/erase routine (a) in the RAM. If necessary, the old user application program is erased (sector erase or chip erase).


Note: The boot ROM is provided with an erase command, which enables the entire chip to be erased from the controller without using the program/erase routine. If it is necessary to erase data on a sector basis, incorporate the necessary code in the program/erase routine.



(Step-5) Copying the new user application program


The program/erase routine (a) loads the new user application program from the controller into the erased area of the flash memory.

In the example below, the new user application program is transferred under the same communications conditions as those used for transferring the program/erase routine. However, after the program/erase routine has been transferred, this routine can be used to change the transfer settings (data bus and transfer source). Configure the board hardware and program/erase routine as desired.



(Step-6) Executing the new user application program

After the programming operation has been completed, turn off the power to the board and remove the cable connecting the device and the controller. Then, turn on the power again and start up the device in Single Chip mode to execute the new user application program.



3.14.4.2 Connection Examples for Single Boot Mode

In Single Boot mode the flash memory is programmed by serial transfer. Therefore, on-board programming is performed by connecting the device's SIO (SIO1) and the controller (programming tool) and sending commands from the controller to the device. Figure 3.14.4 shows an example of connection between the target board and a programming controller. Figure 3.14.5 shows an example of connection between the target board and an RS232C board.




Figure 3.14.4 Example of Connection with an External Controller in Single Boot Mode




Figure 3.14.5 Example of Connection with an RS232C Board in Single Boot Mode

3.14.4.3 Mode Setting

To perform on-board programming, the device must be started up in Single Boot mode by setting the input pins as shown below.

- AM0,AM1 = 1
- $\overline{\mathsf{BOOT}} = 0$
- $\overline{\text{RESET}} = 0 \rightarrow 1$

Set the AM0, AM1, and $\overline{\text{BOOT}}$ pins as shown above with the $\overline{\text{RESET}}$ pin held at "0". Then, setting the $\overline{\text{RESET}}$ pin to "1" will start up the device in Single Boot mode.

3.14.4.4 Memory Maps

Figure 3.14.6 shows a comparison of the memory map for Normal mode (in Single Chip mode) and the memory map for Single Boot mode. In Single Boot mode, the flash memory is mapped to addresses 10000H to 4FFFFH (physical addresses) and the boot ROM (mask ROM) is mapped to addresses FFF000H to FFFFFFH.




Figure 3.14.6 Comparison of Memory Maps

3.14.4.5 Interface Specifications

The SIO communications format in Single Boot mode is shown below. The device supports the UART (asynchronous communications) serial operation mode.

To perform on-board programming, the same communications format must also be set on the programming controller's side.

• UART (asynchronous) communications

· Communications channel: SIO channel 1 (For the pins to be used, see Table 3.14.4.)

• Serial transfer mode : UART (asynchronous communications) mode

Data length
Parity bit
Stop bit
1 bit

• Baud rate : See Table 3.14.5 and Table 3.14.6.

Table 3.14.4 Pin Connections

Pi	ns (UART	
Power supply	DVCC	\rangle 0	
pins	DVSS 👌	0	
Mode setting pins	AM1,AM0, BOOT	> 0	
Reset pin	RESET	0	
Communications	TXD1	// 0	
pins	RXD1	0	

Note: Unused pins are in the initial state after reset release.

Table 3.14.5 Baud Rate Table

SIO	$((//\langle \cdot \rangle))$	Transfer Rate (by	os)	
UART	115200	57600 38400	19200	9600

Table 3.14.6 Correspondence between Operating Frequency and Baud Rate in Single Boot Mode

1	1	1		1									1	
115200	(%)					0								
115	(pbs)	-	_	-	_	115200	ı			_				
00	(%)	Ι	Ι	I		0	I	0		0		***************************************		3)
57600	(sdq)	I	I	I	-	27600	I	27600		27600		7	2,009	-
38400	(%)	I	+1.73	I	0	0	I		+1.73	~//		+1.73	\Diamond	0.13
788	(sdq)	_	89068	I	38400	38400	-	1	39063	38400	38400	39063	() //	38352
19200	(%)	Ι	+1.73	0	0	0	+0,16		+1.73	6	0	+1.73)	-0.13
192	(sdq)	I	19531	19200	19200	19200	19231	19200	19531	19200	19200	19531	I	19176
0096	Error (%)	+0.16	EZ:L+/	0	\mathcal{N}_{0}) 0	+0.16	0	(624+)		0	+1.73	0	-0.13
96	Baud Rate (bps)	9615	9926	0096	0096	0096	9615	0096	9926	0096	0096	9266	0096	9588
Rate (bps)	Supported Range (MHz)	7.83-8(14	9.64~10.02	√10.84√11.28	12.05~12.53	14.46~15.04	15.66~16.29	18.07~18.80	19.27~20.05	21.68~22.56	00.10.00.80	24.09~25.06	25.29~26.32	26.50~27.57
Reference Baud Rate (bps)	Reference Frequency (MHz)	8	10	11.0592	12.2880	14.7456	16	18.4320	20	22.1184	24.5760	25	25.8048	27

The frequency of the high-speed oscillation circuit that can be used in Single Boot mode. Reference frequency: To program the flash memory using Single Boot mode, one of the reference frequencies must be selected as a high-speed clock.

The range of clock frequencies that are detected as each reference frequency. It may not be possible to perform Single Boot operations at clock Supported Range:

Note: To automatically detect the reference frequency (microcontroller clock frequency), the transfer baud rate error of the flash memory programming controller and the oscillation frequency error must be within ±2% in total.

frequencies outside of the supported range.

3.14.4.6 Data Transfer Formats

Table 3.14.7 to Table 3.14.14 show the operation command data and the data transfer format for each operation mode.

Table 3.14.7 Operation Command Data

Operation Command Data	Operation Mode
10H	RAM Transfer
20H	Flash Memory SUM
30H	Product Information Read
40H	Flash Memory Chip Erase
50H	Flash Memory Program
60H	Flash Memory Protect Set
	(())

Table 3.14.8 Transfer Format of Single Boot Program [RAM Transfer]

	Transfer	Transfer Data	Baud	Transfer Data
	Byte	from Controller to Device	Rate	from Device to Controller
	Number			
Boot	1st byte	Baud rate setting	Desired	_
ROM		UART 86H	baud rate	\wedge
			(Note 1)	
	2nd byte	_		ACK response to baud rate setting
				Normal (baud rate OK) ·UART 86H
				(If the desired baud rate cannot be set,
				operation is terminated.)
	3rd byte	Operation command data (10H)		_
	4th byte	_		ACK response to operation command (Note 2)
				Normal 10H
				Error x1H
			41	Protection applied (Note 4) x6H
				Communications error x8H
	5th byte	Password data (12 bytes)	(7/	
	to		(
	16th byte	(04FEF4H to 04FEFFH)		
	17th byte	CHECKSUM value for 5th to 16th bytes		
	18th byte	- 4()		ACK response to CHECKSUM value (Note 2)
				Normal 10H Error 11H
			V	Communications error 18H
	19th byte	RAM storage start address 31 to 24 (Note 3)		_
	20th byte	RAM storage start address 23 to 16 (Note 3)		_
	21st byte	RAM storage start address 15 to 8 (Note 3))) —
	22nd byte	RAM storage start address 7 to 0 (Note 3)		V/ –
	23rd byte	RAM storage byte count 15 to 8 (Note 3)	\wedge	_
	24th byte	RAM storage byte count 7 to 0 (Note 3)		
	25th byte	CHECKSUM value for 19th to 24th bytes	16	_
		(Note 3)		
	26th byte			ACK response to CHECKSUM value (Note 2)
			\cap	Normal 10H
	<		7	Error 11H Communications error 18H
	27th byte	RAM storage data		
	to	TVAINI storage data		_
	m'th byte			
	(m+1)th byte	CHECKSUM value for 27th to m'th bytes	_	
	(m+2)th byte		ACK response to CHECKSUM value (Note 2)	
				Normal 10H
				Error 11H
				Communications error 18H
RAM	(m+3)th byte			Jump to RAM storage start address

Note 1: For the desired baud rate setting, see Table 3.14.6.

Note 2: After sending an error response, the device waits for operation command data (3rd byte).

Note 3: The data to be transferred in the 19th to 25th bytes should be programmed within the RAM address range of 001000H to 004DFFH (15.8 Kbytes).

Note 4: When read protection or write protection is applied, the device aborts the received operation command and waits for the next operation command data (3rd byte).

Table 3.14.9 Transfer Format of Single Boot Program [Flash Memory SUM]

	Transfer Byte Number	Transfer Data from Controller to Device		Baud Rate	Transfer Data from Device to Controller
Boot ROM	1st byte	Baud rate setting UART	86H	Desired baud rate (Note1)	_
	2nd byte				ACK response to baud rate setting Normal (baud rate OK) ·UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data	(20H)		
	4th byte	_			ACK response to operation command (Note 2) Normal 20H Error x1H Communications error x8H
	5th byte				SUM (upper)
	6th byte			(0)	SUM (lower)
	7th byte	_			CHECKSUM value for 5th and 6th bytes
	8th byte	(Wait for the next operation condata)	nmand		

Note 1: For the desired baud rate setting, see Table 3.14.6.




Table 3.14.10 Transfer Format of Single Boot Program [Product Information Read] (1/2)

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
Boot ROM	1st byte	Baud rate setting UART 86H	Desired baud rate (Note 1)	_
	2nd byte	_	,	ACK response to baud rate setting Normal (baud rate OK) ·UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data (30H)	<	((//)) —
	4th byte	_		ACK response to operation command (Note2) Normal 30H Error x1H Communications error x8H
	5th byte	_	$\mathcal{A}()$	Flash memory data (address 04FEF0H)
	6th byte	_		Flash memory data (address 04FEF1H)
	7th byte	_		Flash memory data (address 04FEF2H)
	8th byte	_	$(\vee/)$	Flash memory data (address 04FEF3H)
	9th byte to 20th byte	-		Part number (ASCII code, 12 bytes) 'TMP91FY42' (from 9th byte)
	21st byte to 24th byte	-		Password comparison start address (4 bytes) F4H, FEH, 04H, 00H (from 21st byte)
	25th byte to 28th byte	- (\ 	RAM start address (4 bytes) 00H, 10H, 00H, 00H (from 25th byte)
	29th byte to 32nd byte			RAM (user area) end address (4 bytes) FFH, 4DH, 00H, 00H (from 29th byte)
	33rd byte to 36th byte			RAM end address (4 bytes) FFH, 4FH, 00H, 00H (from 33rd byte)
	37th byte to 40th byte			Dummy data (4 bytes) 00H,00H,00H,00H (from 37th byte)
	41st byte to 44th byte		$\langle \rangle$	Dummy data (4 bytes) 00H, 00H, 00H, 00H (from 41st byte)
	45th byte to 46th byte		/	FUSE information (2 bytes from 45th byte) Read protection/Write protection 1) Applied/Applied : 00H, 00H 2) Not applied/Applied : 01H, 00H 3) Applied/Not applied : 02H, 00H 4) Not applied/Not applied : 03H, 00H
	47th byte to 50th byte			Flash memory start address (4 bytes) 00H, 00H, 01H, 00H (from 47th byte)
	51st byte to 54th byte			Flash memory end address (4 bytes) FFH, FFH, 04H, 00H (from 51st byte)
	55th byte to 56th byte	_		Number of sectors in flash memory (2 bytes) 40H, 00H (from 55th byte)
	57th byte to 60th byte	_		Start address of flash memory sectors of the same size (4 bytes) 00H, 00H, 01H, 00H (from 57th byte)

Table 3.14.11 Transfer Format of Single Boot Program [Product Information Read] (2/2)

	Transfer Byte Number	Transfer Data from Controller to Device	Baud rate	Transfer Data from Device to Controller
Boot ROM	61st byte to 64th byte	_		Size (in half words) of flash memory sectors of the same size (4 bytes) 00H, 08H, 00H, 00H (from 61st byte)
	65th byte	_		Number of flash memory sectors of the same size (1 byte) 40H
	66th byte	_		CHECKSUM value for 5th to 65th bytes
	67th byte	(Wait for the next operation command data)		

Note 1: For the desired baud rate setting, see Table 3.14.6.



Table 3.14.12 Transfer Format of Single Boot Program [Flash Memory Chip Erase]

	Transfer Byte Number	Transfer Data from Controller to Device		Baud Rate	Transfer Data from Device to Controlle	r
Boot ROM	1st byte	Baud rate setting UART	86H	Desired baud rate (Note 1)	_	
	2nd byte	_		<	ACK response to baud rate setting Normal (baud rate OK) ·UART (If the desired baud rate can operation is terminated.)	86H nnot be set,
	3rd byte	Operation command data	(40H)			
	4th byte	_			ACK response to operation comma Normal Error Communications error	nd (Note2) 40H x1H x8H
	5th byte	Erase Enable command data	(54H)		\ <u>\</u>	
	6th byte	_			ACK response to operation comma Normal Error Communications error	nd (Note 2) 54H x1H x8H
	7th byte	-			ACK response to Erase command Normal	4FH 4CH
	8th byte	-		·	ACK response Normal Error	5DH 60H
	9th byte	(Wait for the next operation comma	ind data)		_	

Note 1: For the desired baud rate setting, see Table 3.14.6.



Table 3.14.13 Transfer Format of Single Boot Program [Flash Memory Program]

	16 3.14.13 Transfer Format of Single Bot	1	· ·····
Transfer B	rte Transfer Data	Baud	Transfer Data
Number	from Controller to Device	Rate	from Device to Controller
Boot 1st byte	Baud rate setting	Desired	_
ROM	UART 86H		
		(Note 1)	\wedge
2nd byte	_		ACK response to baud rate setting
			Normal (baud rate OK)
			·UART 86H
			(If the desired baud rate cannot be set,
			operation is terminated.)
3rd byte	Operation command data		
Attle beede	(50H)		AQV
4th byte	_		ACK response to operation command (Note2) Normal 50H
			Error x1H
		$\mathcal{A}($	Chip not erased (Note 4) x4H
			Protection applied (Note 5) x6H
		-(0)	Communications error x8H
5th byte	ROM storage start address 31 to 24 (Note 3)	_(\//))	
6th byte	ROM storage start address 23 to 16 (Note 3)		~~~
7th byte	ROM storage start address 15 to 8 (Note 3)		
8th byte	ROM storage start address 7 to 0 (Note 3)		
9th byte	ROM storage byte count 15 to 8 (Note 3)		
10th byte	ROM storage byte count 7 to 0 (Note 3)	\searrow	(O/Δ) –
11th byte	CHECKSUM value for 5th to 10th bytes (Note	3)	
12th byte	- 4(>>		ACK response to CHECKSUM value (Note 2)
			Normal 50H
			Error 51H
4015 5 4	DOM store as data	_	Communications error 58H
13th byte to	ROM storage data		_
m'th byte			
(m + 1)th b	rte CHECKSUM value for 13th to m'th bytes	7/3/	_
(m + 2)th b	17.77	7//	ACK response to CHECKSUM value (Note 2)
(, 2			Normal 50H
		5)	Error 51H
		//	Communications error 58H
(m + 3)th b	te (Wait for the next operation command data)		_

- Note 1: For the desired baud rate setting, see Table 3.14.6.
- Note 2: After sending an error response, the device waits for operation command data (3rd byte).
- Note 3: The data to be transferred in the 5th to 8th bytes should be programmed within the ROM address range of 010000H to 04FFFFH (256 Kbytes). Even-numbered addresses should be specified here.
 - The data to be transferred in the 9th and 10th bytes should be programmed within the address range of 0001H to 0400H (1 byte to 1 Kbytes). To program more than 1 Kbyte, repeat executing this command as necessary.
 - To rewrite data to Flash memory addresses at which data (including FFFFH) is already written, make sure to erase the existing data by chip erase before rewriting data.
- Note 4: If the Flash Memory Chip Erase command (40H) has not been executed, the device aborts the received operation command and waits for the next operation command data (3rd byte). The Flash Memory Program command can only be accepted after the Flash Chip Erase command has been executed in Single Boot mode.
- Note 5: When read protection or write protection is applied, the device aborts the received operation command and waits for the next operation command data (3rd byte).

Table 3.14.14 Transfer Format of Single Boot Program [Flash Memory Protect Set]

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller	
Boot ROM	1st byte	Baud rate setting UART 86H	Desired baud rate (Note 1)	_	
	2nd byte	_		ACK response to baud rate setting Normal (baud rate OK) ·UART (If the desired baud rate cannot be set, operation is terminated.)	86H
	3rd byte	Operation command data (60H)			
	4th byte	_		ACK response to operation command (N	Note2)
				Normal	60H
				Error	x1H
	Eth hada	December data (40 hotes)	4/	Communications error	x8H
	5th byte to 16th byte	Password data (12 bytes) (04FEF4H to 04FEFFH)	(7/\$		
	17th byte	CHECKSUM value for 5th to 16th bytes			
	18th byte			ACK response to checksum value (Note 2)	
				Normal	60H
		4(Error	61H
				Communications error	68H
	19th byte	_		ACK response to Protect Set command	
				Normal	6FH
				Error	6CH
	20th byte	-		ACK response	
				Normal	31H
	<u> </u>			Error	34H
	21st byte	(Wait for the next operation command data)		_	

Note 1: For the desired baud rate setting, see Table 3.14.6.



3.14.4.7 Boot Program

When the device starts up in Single Boot mode, the boot program is activated.

The following explains the commands that are used in the boot program to communicate with the controller when the device starts up in Single Boot mode. Use this information for creating a controller for using Single Boot mode or for building a user boot environment.

1. RAM Transfer command

In RAM transfer, data is transferred from the controller and stored in the device's internal RAM. When the transfer completes normally, the boot program will start running the transferred user program. Up to 15.8 Kbytes of data can be transferred as a user program. (This limit is implemented in the boot program to protect the stack pointer area.) The user program starts executing from the RAM storage start address. This RAM transfer function enables a user created program/erase routine to be executed, allowing the user to implement their own on-board programming method. To perform on-board programming with a user program, the flash memory command sequences (see section 3.14.6) must be used. After the RAM Transfer command has been completed, the entire internal RAM area can be used.

If read protection or write protection is applied on the device or a password error occurs, this command will not be executed.

2. Flash Memory SUM command

This command calculates the SUM of 256 Kbytes of data in the flash memory and returns the result. There is no operation command available to the boot program for reading data from the entire area of the flash memory. Instead, this Flash Memory SUM command can be used. Reading the SUM value enables revision management of the application program.

3. Product Information Read command

This command returns the information about the device including its part number and memory details stored in the flash memory at addresses 04FEF0H to 04FEF3H. This command can also be used for revision management of the application program.

4. Flash Memory Chip Erase command

This command erases all the sectors in the flash memory. If read protection or write protection is applied on the device, all the sectors in the flash memory are erased and the read protection or write protection is cleared.

Since this command is also used to restore the operation of the boot program when the password is forgotten, it does not include password verification.

5. Flash Memory Program command

This command writes the data sent from the controller into the flash memory. Up to 1 Kbyte of data can be programmed at a time. To program more than 1 Kbyte, repeat executing this command as necessary.

After the device enters Single Boot mode, the Flash Memory Chip Erase command (40H) must be executed before the Flash Memory Program command can be executed. If read protection or write protection is applied on the device, this command will not be executed.

6. Flash Memory Protect Set command

This command sets both read protection and write protection on the device, However, if a password error occurs, this command will not be executed.

When read protection is set, the flash memory cannot be read in Programmer mode. When write protection is set, the flash memory cannot be written in Programmer mode.

3.14.4.8 RAM Transfer Command (See Table 3.14.8)

1. From the controller to the device

The data in the 1st byte is used to determine the baud rate. The 1st byte is transferred with receive operation disabled (SC1MOD0<RXE> = 0). (The baud rate is determined using an internal timer.)

· To communicate in UART mode

Send the value 86H from the controller to the target board using UART settings at the desired baud rate. If the serial operation mode is determined as UART, the device checks to see whether or not the desired baud rate can be set. If the device determines that the desired baud rate cannot be set, operation is terminated and no communications can be established.

2. From the device to the controller

The data in the 2nd byte is the ACK response returned by the device for the serial operation mode setting data sent in the 1st byte. If the data in the 1st byte is found to signify UART and the desired baud rate can be set, the device returns 86H.

· Baud rate determination

The device determines whether or not the desired baud rate can be set. If it is found that the baud rate can be set, the boot program rewrites the BR1CR and BR1ADD values and returns 86H. If it is found that the desired baud rate cannot be set, operation is terminated and no data is returned. The controller sets a time-out time (5 seconds) after it has finished sending the 1st byte. If the controller does not receive the response (86H) normally within the time-out time, it should be considered that the device is unable to communicate. Receive operation is enabled (SC1MODO<RXE> = 1) before 86H is written to the transmission buffer.

3. From the controller to the device

The data in the 3rd byte is operation command data. In this case, the RAM Transfer command data (10H) is sent from the controller to the device.

4. From the device to the controller

The data in the 4th byte is the ACK response to the operation command data in the 3rd byte. First, the device checks to see if the received data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined (They are the upper four bits of the immediately preceding operation command data).

Next, if the data received in the 3rd byte corresponds to one of the operation commands given in Table 3.14.7, the device echoes back the received data (ACK response for normal reception). In the case of the RAM Transfer command, if read or write protection is not applied, 10H is echoed back and then execution branches to the RAM transfer processing routine. If protection is applied, the device returns the corresponding ACK response data (bit 2/1) x6H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

After branching to the RAM transfer processing routine, the device checks the data in the password area. For details, see 3.14.4.16 "Password".

If the data in the 3rd byte does not correspond to any operation command, the

device returns the ACK response data for operation command error (bit0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

5. From the controller to the device

The 5th to 16th bytes contain password data (12 bytes). The data in the 5th to 16th bytes is verified against the data at addresses 04FEF4H to 04FEFFH in the flash memory, respectively.

6. From the controller to the device

The 17th byte contains CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 5th to 16th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.14.4.18 "How to Calculate CHECKSUM."

7. From the device to the controller

The data in the 18th byte is the ACK response data to the 5th to 17th bytes (ACK response to the CHECKSUM value). The device first checks to see whether the data received in the 5th to 17th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 18H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "1".

Next, the device checks the CHECKSUM data in the 17th byte. This check is made to see if the lower 8-bit value obtained by summing the data in the 5th to 17th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 11H and waits for the next operation command data (3rd byte).

Finally, the device examines the result of password verification. If all the data in the 5th to 16th bytes is not verified correctly, the device returns the ACK response data for password error (bit 0) 11H and waits for the next operation command data (3rd byte).

If no error is found in all the above checks, the device returns the ACK response data for normal reception 10 H.

8. From the controller to the device

The data in the 19th to 22nd bytes indicates the RAM start address for storing block transfer data. The 19th byte corresponds to address bits 31 to 24, the 20th byte to address bits 23 to 16, the 21st byte to address bits 15 to 8, and the 22nd byte to address bits 7 to 0.

9. From the controller to the device

The data in the 23rd and 24th bytes indicates the number of bytes to be transferred. The 23rd byte corresponds to bits 15 to 8 of the transfer byte count and the 24th byte corresponds to bits 7 to 0.

10. From the controller to the device

The data in the 25th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 19th to 24th bytes by unsigned 8-bit addition (ignoring any

overflow). For details on CHECKSUM, see 3.14.4.18 "How to Calculate CHECKSUM."

Note: The data in the 19th to 25th bytes should be placed within addresses 001000H to 004DFFH (15.8 Kbytes) in the internal RAM.

11. From the device to the controller

The data in the 26th byte is the ACK response data to the data in the 19th to 25th bytes (ACK response to the CHECKSUM value).

The device first checks to see whether the data received in the 19th to 25th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 18H and waits for the next operation command (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "1".

Next, the device checks the CHECKSUM data in the 25th byte. This check is made to see if the lower 8-bit value obtained by summing the data in the 19th to 25th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 11H and waits for the next operation command data (3rd byte).

12. From the controller to the device

The data in the 27th to m'th bytes is the data to be stored in the RAM. This data is written to the RAM starting at the address specified in the 19th to 22nd bytes. The number of bytes to be written is specified in the 23rd and 24th bytes.

13. From the controller to the device

The data in the (m+1)th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 27th to m'th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.14.4.18 "How to Calculate CHECKSUM."

14. From the device to the controller

The data in the (m + 2)th byte is the ACK response data to the 27th to (m+1)th bytes (ACK response to the CHECKSUM value).

The device first checks to see whether the data in the 27th to (m+1)th byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 18H and waits for the next operation command (3rd byte). The upper four bits of the ACK response are the upper four bits of the immediately preceding operation command data, so the value of these bits is "1".

Next, the device checks the CHECKSUM data in the (m+1)th byte. This check is made to see if the lower 8-bit value obtained by summing the data in the 27th to (m+1)th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 11H and waits for the next operation command data (3rd byte).

If no error is found in all the above checks, the device returns the ACK response data for normal reception 10H.

15. From the device to the controller

If the ACK response data in the (m + 2)th byte is 10H (normal reception), the boot program then jumps to the RAM start address specified in the 19th to 22nd bytes.

3.14.4.9 Flash Memory SUM command (See Table 3.14.9)

1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.

2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory SUM command data (20H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.14.7, the device echoes back the received data (ACK response for normal reception). In this case, 20H is echoed back and execution then branches to the flash memory SUM processing routine. If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data)

4. From the device to the controller

The data in the 5th and 6th bytes is the upper and lower data of the SUM value, respectively. For details on SUM, see 3.14.4.17 "How to Calculate SUM."

5. From the device to the controller

The data in the 7th byte is CHECKSUM data. This is the two's complement of the lower 8-bit value obtained by summing the data in the 5th and 6th bytes by unsigned 8-bit addition (ignoring any overflow).

6. From the controller to the device

The data in the 8th byte is the next operation command data.

3.14.4.10 Product Information Read command (See Table 3.14.10 and Table 3.14.11)

1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.

2. From the controller to the device

The data in the 3rd byte is operation command data. The Product Information Read command data (30H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.14.7, the device echoes back the received data (ACK response for normal reception). In this case, 30H is returned and execution then branches to the product information read processing routine. If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the device to the controller

The data in the 5th to 8th bytes is the data stored at addresses 04FEF0H to 04FEF3H in the flash memory. By writing the ID information of software at these addresses, the version of the software can be managed. (For example, 0002H can indicate that the software is now in version 2.)

5. From the device to the controller

The data in the 9th to 20th bytes denotes the part number of the device. 'TMP91FY42___' is sent in ASCII code starting from the 9th byte.

Note: An underscore ((_') indicates a space.

6. From the device to the controller

The data in the 21st to 24th bytes is the password comparison start address. F4H, FEH, 04H and 00H are sent starting from the 21st byte.

7. From the device to the controller

The data in the 25th to 28th bytes is the RAM start address. 00H, 10H, 00H and 00H are sent starting from the 25th byte.

8. From the device to the controller

The data in the 29th to 32nd bytes is the RAM (user area) end address. FFH, 4DH, 00H and 00H are sent starting from the 29th byte.

9. From the device to the controller

The data in the 33rd to 36th bytes is the RAM end address. FFH, 4FH, 00H and 00H are sent starting from the 33rd byte.

10. From the device to the controller

The data in the 37th to 44th bytes is dummy data.

11. From the device to the controller

The data in the 45th and 46th bytes contains the protection status and sector division information of the flash memory.

- •Bit 0 indicates the read protection status.
 - •0: Read protection is applied.
 - •1: Read protection is not applied.
- •Bit 1 indicates the write protection status.
 - •0: Write protection is applied.
 - •1: Write protection is not applied.
- •Bit 2 indicates whether or not the flash memory is divided into sectors.
 - •0: The flash memory is divided into sectors.
 - 1: The flash memory is not divided into sectors.
- •Bits 3 to 15 are sent as "0".
- 12. From the device to the controller

The data in the 47th to 50th bytes is the flash memory start address. 00H, 00H, 01H and 00H are sent starting from the 47th byte.

13. From the device to the controller

The data in the 51st to 54th bytes is the flash memory end address. FFH, FFH, 04H and 00H are sent starting from the 51st byte.

14. From the device to the controller

The data in the 55th and 56th bytes indicates the number of sectors in the flash memory. 40H and 00H are sent starting from the 55th byte.

15. From the device to the controller

The data in the 57th to 65th bytes contains sector information of the flash memory. Sector information is comprised of the start address (starting from the flash memory start address), sector size and number of consecutive sectors of the same size. Note that the sector size is represented in word units.

The data in the 57th to 65th bytes indicates 4 Kbytes of sectors (sector 0 to sector 63).

For the data to be transferred, see Table 3.14.10 and Table 3.14.11.

16. From the device to the controller

The data in the 66th byte is CHECKSUM data. This is the two's complement of the lower 8-bit value obtained by summing the data in the 5th to 65th bytes by unsigned 8-bit addition (ignoring any overflow).

17. From the controller to the device

The data in the 67th byte is the next operation command data.

TOSHIBA

3.14.4.11 Flash Memory Chip Erase Command (See Table 3.14.12)

1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.

2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory Chip Erase command data (40H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.14.7, the device echoes back the received data (ACK response for normal reception). In this case, 40H is echoed back. If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the controller to the device

The data in the 5th byte is Erase Enable command data (54H).

5. From the device to the controller

The data in the 6th byte is the ACK response data to the Erase Enable command data in the 5th byte.

The device first checks to see if the data in the 5th byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 5th byte corresponds to the Erase Enable command data, the device echoes back the received data (ACK response for normal reception). In this case, 54H is echoed back and execution jumps to the flash memory chip erase processing routine. If the data in the 5th byte does not correspond to the Erase Enable command data, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

6. From the device to the controller

The data in the 7th byte indicates whether or not the erase operation has completed successfully. If the erase operation has completed successfully, the device returns the end code (4FH). If an erase error has occurred, the device returns the error code (4CH).

7. From the device to the controller

The data in the 8th byte is ACK response data. If the erase operation has completed successfully, the device returns the ACK response for erase completion (5DH). If an erase error has occurred, the device returns the ACK response for erase error (60H).

8. From the controller to the device

The data in the 9th byte is the next operation command data.



3.14.4.12 Flash Memory Program Command (See Table 3.14.13)

1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.

2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory Program command data (50H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.14.7, the device echoes back the received data (ACK response for normal reception). In the case of the Flash Memory Program command (50H), the device checks to see that read or write protection is not applied and that the Flash Memory Chip Erase command (40H) has been executed. If these two conditions are satisfied, the device echoes back 50H and branches to the flash memory program processing routine.

If protection is applied, the device returns the corresponding ACK response data (bit2/1) x6H and waits for the next operation command data (3rd byte). If the Flash Memory Chip Erase command (40H) has not been executed, the device returns the corresponding ACK response data (bit 2) x4H and waits for the next operation command data (3rd byte). If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data (x6 H / x4 H /x1H) are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the controller to the device

The data in the 5th to 8th bytes indicates the flash memory start address for storing block transfer data. The 5th byte corresponds to address bits 31 to 24, the 6th byte to address bits 23 to 16, and the 7th byte to address bits 15 to 8, and the 8th byte to address bits 7 to 0.

5. From the controller to the device

The data in the 9th and 10th bytes indicates the number of bytes to be transferred. The 9th byte corresponds to bits 15 to 8 of the transfer byte count and the 10th byte to address bits 7 to 0.

6. From the controller to the device

The data in the 11th byte is CHECKSUM data. The CHECKSUM data sent from the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 5th to 10th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.14.4.18 "How to Calculate CHECKSUM."

Note: The data to be transferred in the 5th to 8th bytes should be programmed within the ROM address range of 010000H to 04FFFFH (256 Kbytes). Even-numbered addresses should be specified here. The data to be transferred in the 9th and 10th bytes should be programmed within addresses 0001H to 0400H (1 byte to 1 Kbytes). To program more than 1 Kbyte, repeat executing this command as necessary. To rewrite data to Flash memory addresses at which data (including FFFFH) is already written, make sure to erase the existing data by chip erase before rewriting data.

7. From the device to the controller

The data in the 12th byte is the ACK response data to the data in the 5th to 11th bytes (ACK response to the CHECKSUM value).

The device first checks to see if the data in the 5th to 11th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 58H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "5".

Then, the device checks the CHECKSUM data in the 11th byte. This check is made to see if the lower 8-bit value obtained by summing the unsigned 8-bit data in the 5th to 11th bytes (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 51H and waits for the next operation command data (3rd byte).

If no error is found in the above checks, the device returns the ACK response data for normal reception 50H.

8. From the controller to the device

The data in the 13th to m'th byte is the data to be stored in the flash memory. This data is written from the flash memory address specified in the 5th to 8th bytes. The number of bytes to be written is specified in the 9th and 10th bytes.

9. From the controller to the device

The data in the (m + 1)th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 13th to m'th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.14.4.18 "How to Calculate CHECKSUM."

10. From the device to the controller

The data in the (m+2)th byte is the ACK response data to the data in the 13th to (m+1)th bytes (ACK response to the CHECKSUM value).

The device first checks to see if the data in the 13th to (m+1)th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 58H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "5".

Then, the device checks the CHECKSUM data in the (m+1)th byte. This check is made to see if the lower 8-bit value obtained by summing the data in the 13th to (m+1)th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 51H and waits for the next operation command (3rd byte).

If no error is found in the above checks, the device returns the ACK response data for normal reception 50H.

11. From the controller to the device

The data in the (m + 3) byte is the next operation command data.



3.14.4.13 Flash Memory Protect Set command (See Table 3.14.14)

1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.

2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory Protect Set command data (60H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data. The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command data values given in Table 3.14.7, the device echoes back the received data (ACK response for normal reception). In this case, 60H is echoed back and execution branches to the flash memory protect set processing routine.

After branching to this routine, the data in the password area is checked. For details, see 3.14.4.16 "Password."

If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the controller to the device

The data in the 5th to 16th bytes is password data (12 bytes). The data in the 5th byte is verified against the data at address 04FEF4H in the flash memory and the data in the 6th byte against the data at address 04FEF5H. In this manner, the received data is verified consecutively against the data at the specified address in the flash memory. The data in the 16th byte is verified against the data at address 04FEFFH in the flash memory.

5. From the controller to the device

The data in the 17th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in 5th to 16th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.14.4.18 "How to Calculate CHECKSUM."

6. From the device to the controller

The data in the 18th byte is the ACK response data to the data in the 5th to 17th bytes (ACK response to the CHECKSUM value).

The device first checks to see whether the data in the 5th to 17th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 68H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "6".

Then, the device checks the CHECKSUM data in the 17th byte. This check is made to see if the lower 8 bits of the value obtained by summing the data in the 5th to 17th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 61H and waits for the next operation command data (3rd byte).

Finally, the device examines the result of password verification. If all the data in the 5th to 16th bytes is not verified correctly, the device returns the ACK response data for password error (bit 0) 61H and waits for the next operation command data (3rd byte).

If no error is found in the above checks, the device returns the ACK response data for normal reception 60H.

7. From the device to the controller

The data in the 19th byte indicates whether or not the protect set operation has completed successfully. If the operation has completed successfully, the device returns the end code (6FH). If an error has occurred, the device returns the error code (6CH).

8. From the device to the controller

The data in the 20th byte is ACK response data. If the protect set operation has completed successfully, the device returns the ACK response data for normal completion (31H). If an error has occurred, the device returns the ACK response data for error (34H).

9. From the device to the controller

The data in the 21st byte is the next operation command data.

3.14.4.14 ACK Response Data

The boot program notifies the controller of its processing status by sending various response data. Table 3.14.15 to Table 3.14.21 show the ACK response data returned for each type of received data. The upper four bits of ACK response data are a direct reflection of the upper four bits of the immediately preceding operation command data. Bit 3 indicates a receive error and bit 0 indicates an operation command error, CHECKSUM error or password error.

Table 3.14.15 ACK Response Data to Serial Operation Mode Setting Data

Transfer Data	Meaning	
86H	The device can communicate in UART mode. (Note)	

Note: If the desired baud rate cannot be set, the device returns no data and terminates operation.

Table 3.14.16 ACK Response Data to Operation Command Data

Transfer Data	Meaning
x8H (Note)	A receive error occurred in the operation command data.
x6H (Note)	Terminated receive operation due to protection setting.
x4H (Note)	Terminated receive operation as the Flash Memory Chip Erase command has not been executed.
x1H (Note)	Undefined operation command data was received normally.
10H	Received the RAM Transfer command.
20H	Received the Flash Memory SUM command.
30H	Received the Product Information Read command.
40H	Received the Flash Memory Chip Erase command.
50H	Received the Flash Memory Program command.
60H	Received the Flash Memory Protect Set command.

Note: The upper four bits are a direct reflection of the upper four bits of the immediately preceding operation command data.

Table 3.14.17 ACK Response data to CHECKSUM Data for RAM Transfer Command

Transfer Data	Meaning
18H	A receive error occurred.
11H	A CHECKSUM error or password error occurred.
10H	Received the correct CHECKSUM value.

Table 3.14.18 ACK Response Data to Flash Memory Chip Erase Operation

Transfer Data	Meaning				
54H	Received the Erase Enable command.				
4FH	Completed erase operation.				
4CH	An erase error occurred.				
5DH (Note)	Reconfirmation of erase operation				
60H (Note)	Reconfirmation of erase error				

Note: These codes are returned for reconfirmation of communications.

Table 3.14.19 ACK Response Data to CHECKSUM Data for Flash Memory Program Command

Transfer Data	Meaning					
58H	A receive error occurred.					
51H	A CHECKSUM error occurred.					
50H	Received the correct CHECKSUM value.					

Table 3.14.20 ACK Response Data to CHECKSUM Data for Flash Memory Protect Set Command

Transfer Data	Meaning
68H	A receive error occurred.
61H	A CHECKSUM or password error occurred.
60H	Received the correct CHECKSUM value.

Table 3.14.21 ACK Response Data to Flash Memory Protect Set Operation

Transfer Data	Meaning	
6FH	Completed the protect (read/write) set operation.	
6CH	A protect (read/write) set error occurred.	
31H (Note)	Reconfirmation of protect (read/write) set operation	
34H (Note)	Reconfirmation of protect (read/write) set error	

Note: These codes are returned for reconfirmation of communications.

3.14.4.15 Determining Serial Operation Mode

To communicate in UART mode, the controller should transmit the data value 86H as the first byte at the desired baud rate. Figure 3.14.7 shows the waveform of this operation.





Figure 3.14.7 Data for Determining Serial Operation Mode

The boot program receives the first byte (86H) after reset release not as serial communications data. Instead, the boot program uses the first byte to determine the baud rate. The baud rate is determined by the output periods of tAB, tAC and tAD as shown in Figure 3.14.7 using the procedure shown in Figure 3.14.8.

The CPU monitors the level of the receive pin. Upon detecting a level change, the CPU captures the timer value to determine the baud rate.






Figure 3.14.8 Flowchart for Serial Operation Mode Receive Operation

3.14.4.16 Password

When the RAM Transfer command (10H) or the Flash Memory Protect Set command (60H) is received as operation command data, password verification is performed. First, the device echoes back the operation command data (10H to 60H) and checks the data (12 bytes) in the password area (addresses 04FEF4H to 04FEFFH).

Then, the device verifies the password data received in the 5th to 16th bytes against the data in the password area as shown in Table 3.14.22.

Unless all the 12 bytes are verified correctly, a password error will occur.

A password error will also occur if all the 12 bytes of password data contain the same value. Only exception is when all the 12 bytes are "FFH" and verified correctly and the reset vector area (addresses 04FF00H to 04FF02H) is all "FFH". In this case, a blank device will be assumed and no password error will occur.

If a password error has occurred, the device returns the ACK response data for password error in the 18th byte.

Table 3.14.22 Password Verilication Table						
Receive data	Data to be verified against					
5th byte	Data at address 04FEF4H					
6th byte	Data at address 04FEF5H					
7th byte	Data at address 04FEF6H					
8th byte	Data at address 04FEF7H					
9th byte	Data at address 04FEF8H					
10th byte	Data at address 04FEF9H					
11th byte	Data at address 04FEFAH					
12th byte	Data at address 04FEFBH					
13th byte	Data at address 04FEFCH					
14th byte	Data at address 04FEFDH					
15th byte	Data at address04FEFEH					
16th byte	Data at address 04FEFFH					

Table 3 14 22 Password Verification Table

Example of data that cannot be specified as a password

For blank products (Note)

Note: A blank product is a product in which all the bytes in the password area (addresses 04FEF4H to 04FEFFH) and the reset vector area (addresses 04FF00H to 04FF02H) are "FFH".

For programmed products

• The same 12 consecutive bytes cannot be specified as a password.


The table below shows password error examples.

Programmed product	1	2	3	4	5	6	7	8	9	10	11	12	Note
Error example 1	FFH	All "FF"											
Error example 2	00H	All "00"											
Error example 3	5AH	All "5A"											

3.14.4.17 How to Calculate SUM

SUM is calculated by summing the values of all data read from the flash memory by unsigned 8-bit addition and is returned as a word (16-bit) value. The resulting SUM value is sent to the controller in order of upper 8 bits and lower 8 bits. All the 256 Kbytes of data in the flash memory are included in the calculation of SUM. When the Flash Memory SUM command is executed, SUM is calculated in this way.

Example:



When SUM is calculated from the four data entries shown to the left, the result is as follows:

A1H + B2H + C3H + D4H = 02EAH SUM upper 8 bits: 02H SUM lower 8 bits: EAH

Thus, the SUM value is sent to the controller in order of 02H and EAH.

3.14.4.18 How to Calculate CHECKSUM

CHECKSUM is calculated by taking the two's complement of the lower 8-bit value obtained by summing the values of received data by unsigned 8-bit addition (ignoring any overflow). When the Flash Memory SUM command or the Product Information Read command is executed, CHECKSUM is calculated in this way. The controller should also use this CHECKSUM calculation method for sending CHECKSUM values.

Example: Calculating CHECKSUM for the Flash Memory SUM command

When the upper 8-bit data of SUM is E5H and the lower 8-bit data is F6H, CHECKSUM is calculated as shown below.

First, the upper 8 bits and lower 8 bits of the SUM value are added by unsigned operation.

E5H + F6H = 1DBH

Then, the two's complement of the lower 8 bits of this result is obtained as shown below. The resulting CHECKSUM value (25H) is sent to the controller.

0 - DBH = 25H

3.14.5 User Boot Mode (in Single Chip Mode)

User Boot mode, which is a sub mode of Single Chip mode, enables a user-created flash memory program/erase routine to be used. To do so, the operation mode of Single Chip mode must be changed from Normal mode for executing a user application program to User Boot mode for programming/erasing the flash memory.

For example, the reset processing routine of a user application program may include a routine for selecting Normal mode or User Boot mode upon entering Single Chip mode. Any mode-selecting condition may be set using the device's I/O to suit the user system.

To program/erase the flash memory in User Boot mode, a program/erase routine must be incorporated in the user application program in advance. Since the processor cannot read data from the internal flash memory while it is being programmed or erased, the program/erase routine must be executed from the outside of the flash memory. While the flash memory is being programmed/erased in User Boot mode, interrupts must be disabled.

The pages that follow explain the procedure for programming the flash memory using two example cases. In one case the program/erase routine is stored in the internal flash memory (1-A); in the other the program/erase routine is transferred from an external source (1-B).

3.14.5.1 (1-A) Program/Erase Procedure Example 1

When the program/erase routine is stored in the internal flash memory (Step-1) Environment setup

First, the condition (e.g. pin status) for entering User Boot mode must be set and the I/O bus for transferring data must be determined. Then, the device's peripheral circuitry must be designed and a corresponding program must be written. Before mounting the device on the board, it is necessary to write the following four routines into one of the sectors in the flash memory.

(a) Mode select routine : Selects Normal mode or User Boot mode.


(b) Program/erase routine: Loads program/erase data from an external source and programs/erases the flash memory.

(c) Copy routine 1 : Copies routines (a) to (d) into the internal RAM or

external memory.


(d) Copy routine 2 :Copies routines (a) to (d) from the internal RAM or external memory into the flash memory.

Note: The above (d) is a routine for reconstructing the program/erase routine on the flash memory. If the entire flash memory is always programmed and the program/erase routine is included in the new user application program, this copy routine is not needed.




(Step-2) Entering User Boot mode (using the reset processing)

After reset release, the reset processing program determines whether or not the device should enter User Boot mode. If the condition for entering User Boot mode is true, User Boot mode is entered to program/erase the flash memory.



(Step-3) Copying the program/erase routine


After the device has entered User Boot mode, the copy routine 1 (c) copies the routines (a) to (d) into the internal RAM or external memory (The routines are copied into the internal RAM here.)



(Step-4) Erasing the flash memory by the program/erase routine

Control jumps to the program/erase routine in the RAM and the old user program area is erased (sector erase or chip erase). (In this case, the flash memory erase command is issued from the RAM.)


Note: If data is erased on a sector basis and the routines (a) to (d) are left in the flash memory, only the program/erase routine (b) need be copied into the RAM.



(Step-5) Restoring the user boot program in the flash memory


The copy routine 2 (d) in the RAM copies the routines (a) to (d) into the flash memory.

Note: If data is erased on a sector basis and the routines (a) to (d) are left in the flash memory, step 5 is not needed.




(Step-6) Writing the new user application program to the flash memory

The program/erase routine in the RAM is executed to load the new user application program from the controller into the erased area of the flash memory.



(Step-7) Executing the new user application program

The $\overline{\text{RESET}}$ input pin is driven Low ("0") to reset the device. The mode setting condition is set for Normal mode. After reset release, the device will start executing the new user application program.



3.14.5.2 (1-B) Program/Erase Procedure Example 2

In this example, only the boot program (minimum requirement) is stored in the flash memory and other necessary routines are supplied from the controller.

(Step-1) Environment setup

First, the condition (e.g. pin status) for entering User Boot mode must be set and the I/O bus for transferring data must be determined. Then, the device's peripheral circuitry must be designed and a corresponding program must be written. Before mounting the device on the board, it is necessary to write the following two routines into one on the sectors in the flash memory.

(a) Mode select routine : Selects Normal mode or User Boot mode.

(b) Transfer routine : Loads the program/erase routine from an external source.


The following routines are prepared on the controller.

(c) Program/erase routine: Programs/erases the flash memory.

(d) Copy routine 1 : Copies routines (a) and (b) into the internal RAM or


external memory.

(e) Copy routine 2 : Copies routines (a) and (b) from the internal RAM or external memory into the flash memory.




(Step-2) Entering User Boot mode (using the reset processing)

The following explanation assumes that these routines are incorporated in the reset processing program. After reset release, the reset processing program first determines whether or not the device should enter User Boot mode. If the condition for entering User Boot mode is true, User Boot mode is entered to program/erase the flash memory.




(Step-3) Copying the program/erase routine to the internal RAM

After the device has entered User Boot mode, the transfer routine (b) transfers the routines (c) to (e) from the controller to the internal RAM (or external memory). (The routines are copied into the internal RAM here.)




(Step-4) Executing the copy routine 1 in the internal RAM

Control jumps to the internal RAM and the copy routine 1 (d) copies the routines (a) and (b) into the internal RAM.




(Step-5) Erasing the flash memory by the program/erase routine

The program/erase routine (c) erases the old user program area.




(Step-6) Restoring the user boot program in the flash memory

The copy routine (e) copies the routines (a) and (b) from the internal RAM into the flash memory.




(Step-7) Writing the new user application program to the flash memory

The program/erase routine (c) in the RAM is executed to load the new user application program from the controller into the erased area of the flash memory.



(Step-8) Executing the new user application program

The RESET input pin is driven Low ("0") to reset the device. The mode setting condition is set for Normal mode. After reset release, the device will start executing the new user application program.



3.14.6 Flash Memory Command Sequences

The operation of the flash memory is comprised of six commands, as shown in Table 3.14.23. Addresses specified in each command sequence must be in an area where the flash memory is mapped. For details, see Table 3.14.3.

Table 3.14.23 Command Sequences

	Command Sequence	1st B Write C		-	Bus Cycle		Bus Cycle	4th I Write		5th E Write (6th B Write C	
		Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
1	Single Word Program	АААН	ААН	554H	55H	AAAH	АОН	PA (Note 1)	PD (Note 1)				
2	Sector Erase (4-KB Erase)	АААН	ААН	554H	55H	АААН	80H	AAAH	AAH	554H	55H	SA (Note 2)	30H
3	Chip Erase (All Erase)	АААН	ААН	554H	55H	АААН	80H	АААН	AAH	554H	55H	АААН	10H
4	Product ID Entry	АААН	ААН	554H	55H	АААН	90H						
5	Product ID Exit	xxH	F0H				<i>/</i> /			9)			
	Product ID Exit	AAAH	AAH	554H	55H	AAAH	F0H						
6	Read Protect Set	AAAH	AAH	554H	55H	АААН	A5H	77EH	F0H (Note3)				
	Write Protect Set	АААН	AAH	554H	55H	АААН	A5H	77EH	0FH (Note3)				

Note 1: PA = Program Word address, PD = Program Word data

Set the address and data to be programmed. Even-numbered addresses should be specified here.

Note 2: SA = Sector Erase address, Each sector erase range is selected by address A23 to A12.

Note 3: When apply read protect and write protect, be sure to program the data of 00H.

Table 3.14.24 Hardware Sequence Flags

		<u> </u>	
	Status	D7	D6
	Single Word Program	D7	Toggle
During auto operation	Sector Erase/Chip Erase	0	Toggle
	Read Protect Set/Write Protect Set	Cannot be used	Toggle

Note: D15 to D8 and D5 to D0 are "don't care".

3.14.6.1 Single Word Program

The Single Word Program command sequence programs the flash memory on a word basis. The address and data to be programmed are specified in the 4th bus write cycle. It takes a maximum of 60 µs to program a single word. Another command sequence cannot be executed until the write operation has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data is read consecutively. While a write operation is in progress, bit 6 of data is toggled each time it is read.

Note: To rewrite data to Flash memory addresses at which data (including FFFFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

3.14.6.2 Sector Erase (4-Kbyte Erase)

The Sector Erase command sequence erases 4 Kbytes of data in the flash memory at a time. The flash memory address range to be erased is specified in the 6th bus write cycle. For the address range of each sector, see Table 3.14.3. This command sequence cannot be used in Programmer mode.

It takes a maximum of 75 ms to erase 4 Kbytes. Another command sequence cannot be executed until the erase operation has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data is read consecutively. While a erase operation is in progress, bit 6 of data is toggled each time it is read.

3.14.6.3 Chip Erase (All Erase)

The Chip Erase command sequence erases the entire area of the flash memory.

It takes a maximum of 300 ms to erase the entire flash memory. Another command sequence cannot be executed until the erase operation has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data is read consecutively. While a erase operation is in progress, bit 6 of data is toggled each time it is read.

Erase operations clear data to FFH.

3.14.6.4 Product ID Entry

When the Product ID Entry command is executed, Product ID mode is entered. In this mode, the vendor ID, flash macro ID, flash size ID, and read/write protect status can be read from the flash memory. In Product ID mode, the data in the flash memory cannot be read.

3.14.6.5 Product ID Exit

This command sequence is used to exit Product ID mode.

3.14.6.6 Read Protect Set

The Read Protect Set command sequence applies read protection on the flash memory. When read protection is applied, the flash memory cannot be read in Programmer mode and the RAM Transfer and Flash Memory Program commands cannot be executed in Single Boot mode.

To cancel read protection, it is necessary to execute the Chip Erase command sequence. To check whether or not read protection is applied, read xxx77EH in Product ID mode. It takes a maximum of $60~\mu s$ to set read protection on the flash memory. Another command sequence cannot be executed until the read protection setting has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data can be read consecutively. While a read protect operation is in progress, bit 6 of data is toggled each time it is read.

3.14.6.7 Write Protect Set

The Write Protect Set command sequence applies write protection on the flash memory. When write protection is applied, the flash memory cannot be written to in Programmer mode and the RAM Transfer and Flash Memory Program commands cannot be executed in Single Boot mode.

To cancel write protection, it is necessary to execute the Chip Erase command sequence. To check whether or not write protection is applied, read xxx77EH in Product ID mode. It takes a maximum of 60 µs to set write protection. Another command sequence cannot be executed until the write protection setting has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data can be read consecutively. While a write protect operation is in progress, bit 6 of data is toggled each time it is read.

3.14.6.8 Hardware Sequence Flags

The following hardware sequence flags are available to check the auto operation execution status of the flash memory.

1) Data polling (D7)

When data is written to the flash memory, D7 outputs the complement of its programmed data until the write operation has completed. After the write operation has completed, D7 outputs the proper cell data. By reading D7, therefore, the operation status can be checked. While the Sector Erase or Chip Erase command sequence is being executed, D7 outputs "0". After the command sequence is completed, D7 outputs "1" (cell data). Then, the data written to all the bits can be read after waiting for 1 µs.

When read/write protection is applied, the data polling function cannot be used. Instead, use the toggle bit (D6) to check the operation status.

2) Toggle bit (D6)

When the Flash Memory Program, Sector Erase, Chip Erase, Write Protect Set, or Read Protect Set command sequence is executed, bit 6 (D6) of the data read by read operations outputs "0" and "1" alternately each time it is read until the processing of the executed command sequence has completed. The toggle bit (D6) thus provides a software means of checking whether or not the processing of each command sequence has completed. Normally, the same address in the flash memory is read repeatedly until the same data is read successively. The initial read of the toggle bit always returns "1".

Note: The flash memory incorporated in the TMP91FY42 does not have an exceed-time-limit bit (D5). It is therefore necessary to set the data polling time limit and toggle bit polling time limit so that polling can be stopped if the time limit is exceeded.

3.14.6.9 Data Read

Data is read from the flash memory in byte units or word units. It is not necessary to execute a command sequence to read data from the flash memory.



3.14.6.10 Programming the Flash Memory by the Internal CPU

The internal CPU programs the flash memory by using the command sequences and hardware sequence flags described above. However, since the flash memory cannot be read during auto operation mode, the program/erase routine must be executed outside of the flash memory.

The CPU can program the flash memory either by using Single Boot mode or by using a user-created protocol in Single Chip mode (User Boot).

1) Single Boot:

The microcontroller is started up in Single Boot mode to program the flash memory by the internal boot ROM program. In this mode, the internal boot ROM is mapped to an area including the interrupt vector table, in which the boot ROM program is executed. The flash memory is mapped to an address area different from the boot ROM area. The boot ROM program loads data into the flash memory by serial transfer. In Single Boot mode, interrupts must be disabled including non-maskable interrupts ($\overline{\text{NMI}}$, etc.).

For details, see 3.14.4 "Single Boot Mode"

2) User Boot:

In this method, the flash memory is programmed by executing a user-created routine in Single Chip mode (normal operation mode). In this mode, the user-created program/erase routine must also be executed outside of the flash memory. It is also necessary to disable interrupts including non-maskable interrupts.


The user should prepare a flash memory program/erase routine (including routines for loading write data and writing the loaded data into the flash memory). In the main program, normal operation is switched to flash memory programming operation to execute the flash memory program/erase routine outside of the flash memory area. For example, the flash memory program/erase routine may be transferred from the flash memory to the internal RAM and executed there or it may be prepared and executed in external memory.

For details, see 3.14.5 "User Boot Mode (in Single Chip Mode)"




Flowcharts: Flash memory access by the internal CPU


Single Word Program




Chip Erase/Sector Erase



Read/Write Protect Set



Data Polling (D7)




Note: Hardware sequence flags are read from the flash memory in byte units or word units.

VA: In Single Word Program, VA denotes the address to be programmed. In Sector Erase, VA denotes any address in the selected sector. In Chip Erase, VA denotes any address in the flash memory. In Read Protect Set, VA denotes the protect set address (xx77EH). In Write Protect Set, VA denotes the protect set address (xx77EH).

Product ID Entry

Product ID Exit

Product ID mode end



(Example: Program to be loaded and executed in RAM)

Erase the flash memory (chip erase) and then write 0706H to address 10000H.

·##### 120 1		
	emory chip erase processing ####	act start address
ld CHIPERASE:	XIX, 0x10000	; set start address
	(0.10444) 0.44	. 1 . 1
ld	(0x10AAA), 0xAA	; 1st bus write cycle
ld	(0x10554), 0x55	; 2nd bus write cycle
ld	(0x10AAA), 0x80	; 3rd bus write cycle
ld	(0x10AAA), 0xAA	; 4th bus write cycle
ld	(0x10554), 0x55	; 5th bus write cycle
ld	(0x10AAA), 0x10	; 6th bus write cycle
cal	TOGGLECHK	; check toggle bit
CHIPERASE_I	LOOP:	
ld	WA, (XIX+)	; read data from flash memory
ср	WA, 0xFFFF	; blank data?
i j	ne, CHIPERASE_ERR	; if not blank data, jump to error processing
•	XIX, 0x4FFFF	; end address (0x4FFFF)?
cp ·	*	
j	ULT, CHIPERASE_LOOP	; check entire memory area and then end loop processing
:#### Flash me	emory program processing ####	
ld	XIX, 0x10000	; set program address
ld	WA, 0x0706	; set program data
PROGRAM:	WA, 0x0700	, set program data
ld	(0x10AAA), 0xAA	; 1st bus write cycle
ld		
	(0x10554), 0x55	; 2nd bus write cycle
ld	(0x10AAA), 0xA0	3rd bus write cycle
ld	(XIX), WA	; 4th bus write cycle
cal	TOGGLECHK	check toggle bit
ld	BC, (XIX)	; read data from flash memory
	*	, read data from mash memory
cp ·	WA, BC.	
j	ne, PROGRAM_ERR	if programmed data cannot be read, error is determined
ld	BC, (XIX)	; read data from flash memory
cp :	WA, BC	; if programmed data cannot be read, error is determined
j	ne, PROGRAM_ERR	, ii programmed data cannot be read, error is determined
PROGRAM EI	ND:	
j	PROGRAM_END	; program operation end
,		, rus and rus
	t (D6) check processing #####	$\langle (\vee /) \rangle$
TOGGLECHK		
ld	L, (XIX)	
and	L, 0y01000000	; check toggle bit (D6)
ld	H, L	; save first toggle bit data
TOGGLECHK	1 ∕. ∕>	
ld	L, (XIX)	
and	L, 0y01000000	; check toggle bit (D6)
cp	Tr.H	; toggle bit = toggled?
. i ((z, TOGGLECHK2	; if not toggled, end processing
\landard ld\	H,L	save current toggle bit state
i	TOGGLECHK1	; recheck toggle bit
TOGGLECHK		, roomour voggie viv
ret		
100		
	v //	
;#### Error pr	rocessing ####	
CHIPERASE_I		
j	CHIPERASE_ERR	; chip erase error
J	<u></u>	r - r
PROGRAM_EI	RR:	
j	PROGRAM_ERR	; program error
J	. 5 5	F -9 *****

(Example: Program to be loaded and executed in RAM)

Erase data at addresses 20000H to 20FFFH (sector erase) and then write 0706H to address 20000H.

	mory sector erase processing #####						
ld	XIX, 0x20000	; set start address					
SECTORERAS	_	.1.1					
ld ld	(0x10AAA), 0xAA	; 1st bus write cycle					
	(0x10554), 0x55	; 2nd bus write cycle					
ld ld	(0x10AAA), 0x80 (0x10AAA), 0xAA	; 3rd bus write cycle ; 4th bus write cycle					
ld	(0x10AAA), 0xAA (0x10554), 0x55	; 5th bus write cycle					
ld	(XIX), 0x30	; 6th bus write cycle					
Iu	(AIA), 0x30	, oth bus write cycle					
cal	TOGGLECHK	; check toggle bit					
		((//					
SECTORERAS	E_LOOP:						
ld		; read data from flash memory					
ср	WA, 0xFFFF	; blank data?					
j	ne, SECTORERASE_ERR	; if not blank data, jump to error processing					
ср	XIX, 0x20FFF	; end address (0x20FFF)?					
j	ULT, SECTORERASE_LOOP	; check erased sector area and then end loop processing					
;#### Flash me	mory program processing ####						
ld	XIX, 0x20000	; set program address					
ld	WA, 0x0706	; set program data					
PROGRAM:							
ld	(0x10AAA), 0xAA	; 1st bus write cycle					
ld	(0x10554), 0x55	; 2nd bus write cycle					
ld	(0x10AAA), 0xA0	; 3rd bus write cycle					
ld	(XIX), WA	; 4th bus write cycle					
	mo a at partit	$\mathcal{L}(\mathcal{L}(\mathcal{L}))$					
cal	TOGGLECHK	; check toggle bit					
1.3	DC (VIV)						
ld	BC, (XIX)	; read data from flash memory					
cp ·	WA, BC	11/ 11/ 1					
j ld	ne, PROGRAM_ERR BC, (XIX)	; if programmed data cannot be read, error is determined ; read data from flash memory					
	WA, BC	read data from flash memory					
ср j	ne, PROGRAM_ERR	; if programmed data cannot be read, error is determined					
J	ne, i itoditaw_Bitit	, ii programmed data cannot be read, error is determined					
PROGRAM_EN	ID:						
j	PROGRAM_END	; program operation end					
J) program operation cha					
;#### Toggle bit (D6) check processing ####							
TOGGLECHK:							
ld	L, (XIX)						
and	L, 0y01000000	; check toggle bit (D6)					
ld	H, L	; save first toggle bit data					
TOGGLECHK1							
ld	L, (XIX)						
and	L, 0y01000000	; check toggle bit (D6)					
cp	T'H	; toggle bit = toggled?					
/i ((z, TOGGLECHK2	; If not toggled, end processing					
lď	H,/L/	; save current toggle bit state					
j	TOGGLECHK1	; Recheck toggle bit					
TOGGLECHK2:							
ret							
;#### Error processing ####							
SECTORERAS		' anoton one se omen					
j	SECTORERASE_ERR	; sector erase error					
PROGRAM_ER	D.						
. –	PROGRAM_ERR	nrogram arror					
j	I IOOHAM_EIM	; program error					

(Example: Program to be loaded and executed in RAM)
Set read protection and write protection on the flash memory.

```
;#### Flash Memory Protect Set processing ####
                 XIX, 0x1077E
                                                  ; set protect address
PROTECT:
                 (0x10AAA), 0xAA
      ld
                                                  ; 1st bus write cycle
      ld
                 (0x10554), 0x55
                                                  ; 2nd bus write cycle
      ld
                 (0x10AAA), 0xA5
                                                   3rd bus write cycle
                 (XIX), 0x00
                                                  ; 4th bus write cycle
      1d
                 TOGGLECHK
      cal
                                                   ; check toggle bit
                 PID_ENTRY
      cal
                 A, (XIX)
      ld
                                                   ; read protected address
                 PID_EXIT
      cal
                 A, 0x00
                                                   (0x1077E)=0x00?
      ср
                                                  ; protected?
                 ne, PROTECT_ERR
PROTECT_END:
                 PROTECT_END
                                                  ; protect set operation completed
     j
PROTECT_ERR:
                 PROTECT_ERR
                                                  ; protect set error
     j
;#### Product ID Entry processing ####
PID_ENTRY:
      ld
                 (0x10AAA), 0xAA
                                                  ; 1st bus write cycle
                 (0x10554), 0x55
      1d
                                                  ; 2nd bus write cycle
      ld
                 (0x10AAA), 0x90
                                                  ; 3rd bus write cycle
      ; --- wait for 300 nsec or longer (execute NOP instruction [148nsec/@fFPH=27MHz] three times) ---
      nop
      nop
                                                   wait for 444 nsec
      ret
;#### Product ID Exit processing #####
PID_EXIT:
                                                  ; 1st bus write cycle
      ld
                 (0x10000), 0xF0
      ; --- wait for 300 nsec or longer (execute NOP instruction [148nsec/@fFPH=27MHz] three times) ---
      nop
      nop
      nop
                                                   ; wait for 444 nsec
      ret
;#### Toggle bit (D6) check processing ####
TOGGLECHK:
                 L, (XIX)
      1d
      and
                 L, 0y01000000
                                                   ; check toggle bit (D6)
                                                   ; save first toggle bit data
      1d
                 H, L
TOGGLECHKI
                 L. (XIX)
      ld
                 L, 0y01000000
                                                   ; check toggle bit (D6)
     and
                 L, H
                                                  ; toggle bit = toggled?
     cp
                 z, TOGGLECHK2
                                                   ; if not toggled, end processing
      ld
                 H, L
                                                   ; save current toggle bit state
                 TOGGLECHK1
                                                  ; recheck toggle bit
TOGGLECHK2:
      ret
```

(Example: Program to be loaded and executed in RAM) Read data from address 10000H.

;#### Flash memory read processing #### READ: WA (0x10000)

ld WA, (0x10000) ; read data from flash memory

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	Vcc	-0.5 to 4.0	V
Input voltage	VIN	-0.5 to Vcc + 0.5	V
Output current	IOL	2	
Output current	IOH	-2	
Output current (total)	ΣΙΟL	80 mA	
Output current (total)	ΣΙΟΗ	-80	$\nearrow \wedge$
Power dissipation (Ta = 85°C)	PD	600)) mW
Soldering temperature (10 s)	TSOLDER	260	
Storage temperature	TSTG	-65 to 150	°C
Operating temperature	TOPR	-40 to 85	
Number of Times Program Erase	N _{EW}	100	Cycle

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability of lead free products

Test parameter	Test condition			Note
Solderability	Solder bath ten The number of (2) Use of Sn-3.0 Solder bath ten	Pb solder Bath pperature =230°C, Dipping times = one, Use of R-type Ag-0.5Cu solder bath pperature =245°C, Dipping times = one, Use of R-type	e flux time = 5 seconds	Pass: solderability rate until forming ≥ 95%

4.2 DC Characteristics (1/2)

Parameter S		Symbol	Con	dition	Min	Typ. (Note)	Max	Unit
AVc	r Supply Voltage c = DVcc s = DVss = 0 V	VCC	fc = 4 to 27 MHz	fs = 30 to 34 kHz	2.7		3.6	V
AVc AVs for era	Power Supply Voltage AVcc = DVcc AVss = DVss = 0 V for erase/program operations of flash memory		fc = 4 to 27 MHz Ta = -10~40°C		3.0		3.6	V
	P00~P17 (AD0~15)	VIL	Vcc = 2.7V~3.6V	,			0.6	
Itage	P20~PA7 (Except P63)	VIL1	Vcc = 2.7V~3.6V			\nearrow	0,3 Vcc	
Input Low Voltage	RESET, NMI, P63 (INT0)	VIL2	Vcc = 2.7V~3.6V		_0.3		0.25 Vcc	V
ndul	AM0~1	VIL3	Vcc = 2.7V~3.6\				0.3	
	X1	VIL4	Vcc = 2.7V~3.6V			0.2 Vcc		
	P00~P17 (AD0~15)	VIH	Vcc = 2.7V~3.6V		2.0			
ltage	P20~PA7 (Except P63)	VIH1	Vcc = 2.7V~3.6V		0.7Vcc			
Input High Voltage	RESET, NMI, P63 (INT0)	VIH2	Vcc = 2.7V~3.6V		0.75Vcc		Vcc + 0.3	V
ndul	AM0~1	VIH3	Vcc = 2.7V~3.6V		Vcc-0.3			
	X1 🔀	VIH4	Vcc = 2.7V~3.6V	>	0.8Vcc			
Outp	Output Low Voltage		IOL = 1.6mA	Vcc = 2.7V~3.6V			0.45	V
Outpu	ut High Voltage	VOH	10H = -400μΑ	Vcc = 2.7V~3.6V	Vcc-0.3			V

Note: Typical values are for when $Ta = 25^{\circ}C$ and Vcc = 3.0 V uncles otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note1)	Max	Unit
Input Leakage Current	ILI	$0.0 \le V_{IN} \le V_{CC}$		0.02	±5	
Output Leakage Current	ILO	$0.2 \le V_{IN} \le Vcc - 0.2$		0.05	±10	μΑ
Power Down Voltage (@STOP, RAM Back up)	VSTOP	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc	2.7		3.6	V
RESET Pull Up Resister	RRST	Vcc = 2.7V~3.6 V	80		400	kΩ
Pin Capacitance	CIO	Fc = 1 MHz	\wedge	((///	10	pF
Schmitt Width RESET, NMI, INTO	VTH	Vcc = 2.7V~3.6V	0.4	9,0	/	V
Programmable Pull Up Resistor	RKH	Vcc =2.7V~3.6 V	80		400	kΩ
NORMAL (Note 2)	Icc	Vcc = 2.7V~3.6 V		19	30	\rightarrow
IDLE2		fc = 27 MHz		3.6	8.0	mA
IDLE1			(//)	1.0	4.0	
SLOW (Note 2)		Vcc = 2.7V~3.6 V		21.0	60/)/	
IDLE2		fs = 32.768 kHz		9.0	50	μΑ
IDLE1		13 - 32.7 00 KI IZ	· ·	6.0	40	
STOP		Vcc = 2.7V~3.6 V	/	1.0	25	μΑ
Peak current by intermitt operation	Ісср-р	Vcc = 2.7V~3.6 V		20		mA


Note 1: Typical values are for when Ta = 25°C and Vcc = 3.0 V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL, SLOW):

All functions are operating; output pins are open and input pins are fixed.

When the program is operating by the flash memory, or when data reed from the flash memory, the flash memory operate intermittently. Therefore, it outputs a peak current like a following diagram, momentarily. In this case, the power supply current; Icc (NORMAL/SLOW mode) is the sum of average value of a peak current and a MCU current value.

When designing the power supply, set to a circuit which a peak current can be supplyed. In SLOW mode, a defference of peak current and average current is large.



Flash memory intermittent operation

4.3 AC Characteristics

(1) Vcc = 2.7V to 3.6V

No.	Parameter	Symbol	Vari	iable	f _{FPH} = 2	27 MHz	Unit
INO.	raiailletei	Symbol	Min	Max	Min	Max	Offic
1	f_{FPH} period (= x)	t _{FPH}	37.0	31250	37.0		ns
2	A0-A15 valid → ALE fall	t _{AL}	0.5x - 6		12		ns
3	ALE fall → A0-A15 hold	t_{LA}	0.5x - 16		2 (ns
4	ALE High width	t _{LL}	x – 20		17)	ns
5	ALE fall $ ightarrow \overline{RD} / \overline{WR}$ fall	t _{LC}	0.5x - 14	^	(74/\		ns
6	\overline{RD} rise \to ALE rise	t _{CLR}	0.5x - 10		8		ns
7	\overline{WR} rise \to ALE rise	t _{CLW}	x – 10		27		ns
8	A0-A15 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ACL}	x – 23		<u>)</u> 14		ns
9	A0-A23 valid $\rightarrow \overline{RD} / \overline{WR} fall$	^t ACH	1.5x – 26		29		ns
10	RD rise → A0-A23 hold	tCAR	0.5x - 13		⁷ 5	410	ns
11	WR rise → A0-A23 hold	tCAW	x – 13		24	4	ns
12	A0-15 valid → D0-D15 input	t _{ADL}		3.0x - 38	((73	ns
13	A0-23 valid → D0-D15 input	t _{ADH}		3.5x – 41		(88)	ns
14	RD fall → D0-D15 input	t _{RD}	7	2.0x - 30		44	ns
15	RD Low width	t _{RR}	2.0x - 15		59	*	ns
16	$\overline{\text{RD}}$ rise \rightarrow D0-D15 hold	t _{HR}					ns
17	$\overline{\text{RD}}$ rise \rightarrow A0-A15 output	t _{RAE}	x – 15		22		ns
18	WR Low width	tww	1.5x – 15		40		ns
19	D0-D15 valid → WR rise	t _{DW}	1.5x – 35		20		ns
20	WR rise → D0-D15hold	twD	x – 25		12		ns
21	A0-A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\left[\begin{array}{c} (1+n) \\ \text{WAIT mode} \end{array}\right]$	tawh		3.5x - 60		69	ns
22	A0-A15 valid $\rightarrow \overline{\text{WAIT}}$ input $\left(\begin{array}{c} (1+n) \\ \text{WAIT mode} \end{array}\right)$	t _{AWL}	<u></u>	3.0x - 50		61	ns
23	$\overline{RD} / \overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ hold} \qquad \begin{array}{c} (1+n) \\ WAIT \text{ mode} \end{array}$	tcw	2.0x + 0		74		ns
24	A0-A23 valid → PORT input	tAPH		3.5x – 89		40	ns
25	A0-A23 valid → PORT hold	t _{APH2}	3.5x		129		ns
26	A0-A23 valid → PORT valid	t _{AP}	$(7/\delta)$	3.5x + 80		209	ns


AC measuring conditions

• Output level: High = $0.7 \times Vcc$, Low = $0.3 \times Vcc$, CL = 50 pF

• Input level: High = $0.9 \times Vcc$, Low = $0.1 \times Vcc$


Note: Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting or the selection of high/low oscillator frequency.

(2) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as RD and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(3) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as WR and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics

AVcc =	\/cc	Δ\/ςς -	= V/ss

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage (+)	VREFH	V _{CC} = 2.7V~3.6 V	Vcc - 0.2 V	Vcc	Vcc	
Analog reference voltage (-)	VREFL	V _{CC} = 2.7V~3.6 V	Vss	Vss	Vss + 0.2 V	V
Analog input voltage range	VAIN		VREFL		VREFH	
Analog current for analog reference voltage = 1	IREF (VREFL = 0V)	V _{CC} = 2.7V~3.6 V		0.94	1.35	mA
<vrefon> = 0</vrefon>		V _{CC} = 2.7V~3.6 V		0.02	5.0	μА
Error (Not including quantizing errors)	—	V _{CC} = 2.7V~3.6 V	77/^	±1.0	±4.0	LSB

Note 1:1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: The operation above is guaranteed for $f_{EPH} \ge 4$ MHz.

Note 3: The value for I_{CC} includes the current which flows through the AVCC pin.



4.5 Serial Channel Timing (I/O Internal Mode)

(1) SCLK input mode


Par	ameter	Symbol	Variable	!	10 MHz		27 N	ЛHz	Unit
rai	arrieter	Symbol	Min	Max	Min	Max	Min	Max	Offic
SCLK period		tscy	16X		1.6		0.59		μS
Output Data	→ SCLK rising /falling edge*	toss	t _{SCY} /2 - 4X - 110		290		38		ns
SCLK rising /falling edge*	→ Output Data hold	^t OHS	t _{SCY} /2 + 2X + 0	\	1000) ?)	370		ns
SCLK rising /falling edge*	→ Input Data hold	tHSR	3X + 10		310)) _	121		ns
SCLK rising /falling edge*	→ Valid Data hold	tsRD		t _{SCY} =0))/	1600		592	ns
Valid data input /falling edge*	→ SCLK rising /falling edge*	t _{RDS}	0	77/	0			\ \ \	ns

Note1: SCLK rising/falling edge: The rising edge is used in SCLK rising mode. The falling edge is used in SCLK falling mode.

Note2: Above value is value at $t_{SCY} = 16X$.

(2) SCLK output mode

Parameter	Symbol	Va	riable	10 M	1Hz	27 N	ЛHz	Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Offic
SCLK period	tscy	16X	8192X	1.6	819	0.59	303	μS
Output Data → SCLK rising /falling edge*	toss	t _{SCY} /2 - 40		760		256		ns
SCLK rising /falling edge* → Output Data hold	tons	t _{SCY} /2 - 40		760		256		ns
SCLK rising /falling edge* Input Data hold	tHSR	0		0		0		ns
SCLK rising /falling edge* → Valid Data hold	tsrd		t _{SCY} – 1X – 180		1320		375	ns
Valid data input → SCLK rising /falling edge*	t _{RDS}	1X + 180		280		217		ns



4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1)

Parameter	Symbol	Variable		10 MHz		27 MHz		Unit
Falametei	Symbol	Min	Max	Min	Max	Min	Max	Offic
Clock period	t _{VCK}	8X + 100		900		396		ns
Clock low level width	tvckl	4X + 40		440 /		188		ns
Clock high level width	tvckh	4X + 40		440		188		ns

4.7 Interrupt, Capture

(1) $\overline{\text{NMI}}$, INT0 to INT4 interrupts

Parameter	Symbol	Varia	able 10 N	ЛHz	27 N	ЛHz	Unit
1 didiliotoi	Cymbol	Min	Max Min	Max	Min	Max	Offic
NMI, INTO to INT4 low level width	tINTAL	4X + 40	440		188		ns
NMI, INTO to INT4 high level width	tINTAH	4X + 40	440		188		ns

(2) INT5 to INT8 interrupts and Capture

The INT5 to INT8 input width depends on the system clock and prescaler clock settings.

Select System Clock	Select Prescaler Clock		NT5~INT8 el width)	t _{INTBH} (IN High lev		Unit
SYSCR1 SYSCR0 <prck1:0></prck1:0>		Variable Min	f _{FPH} = 27 MHz Min	Variable Min	f _{FPH} = 27 MHz Min	2
0 (fo)	00 (f _{FPH})	8X + 100	396	8X + 100	396	ns
0 (fc)	10 (fc/16)	128Xc + 0.1	4.8	128Xc + 0.1	4.8	μS
1 (fs)	00 (f _{FPH})	8X + 0.1	244.3	8X + 0.1	244.3	

Note: Xc = Period of Clock fc


4.8 SCOUT Pin AC Characteristics

Parameter	Symbol	Variable		10 MHz		27MHz		Condition	Unit
Farameter	Зунівої	Min <	Max	Min	Max	Min	Max	Condition	Offic
High level width	tsch	0.5T – 13		37		5		Vcc = 2.7V to 3.6V	ns
Low level width	tscL	0.5T – 13		37		5		Vcc = 2.7V to 3.6V	ns


Note: T = Period of SCOUT

Measuring conditions

• Output level: High = 0.7 V_{CC}, Low = 0.3 V_{CC}, CL = 10 pF



4.9 Bus Request/Bus Acknowledge



Parameter	Symbol	Variable		f _{FPH} = 10 MHz	f _{EPH} =	Condition	Unit	
rarameter	Cymbol	Min	Max	Min Max	Min	Max	Coldition	Offic
Output buffer off to BUSAK low	t _{ABA}	0	80	0 80	0	80	Vcc = 2.7V to 3.6V	ns
BUSAK high to output buffer on	t _{BAA}	0	80 <	0 > 80	0	80	Vcc = 2.7V to 3.6V	ns

Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.

Note 2: This line shows only that the output buffer is in the off state.

It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed. The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

4.10 Flash Characteristics

(1) Rewriting


Parameter	Condition	Min	Тур	Max	Unit
Gurantee on Flash-memory rewriting	Vcc = 3.0V to 3.6V, fc = 4 to 27 MHz Ta = -10 \sim 40 $^{\circ}$ C	ı	1	100	Times

4.11 Recommended Crystal Oscillation Circuit


TMP91FY42FG is evaluated by below oscillator vender. When selecting external parts, make use of this information.

Note: Total loads value of oscillator is sum of external loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.

(1) Connection example







Low-frequency oscillator

(2) TMP91FY42 recommended ceramic oscillator: Murata Manufacturing Co., Ltd. (JAPAN)

	Oscillation			P	arameter o	elements	3	Running	Condition
MCU	Frequency [MHz]	lte	em of Oscillator	C1 [pF]	C2 [pF]	Rf [Ω]	$Rd\left[\Omega\right]$	Voltage of Power [V]	Ta [°C]
	4.00	SMD	CSTCR4M00G55-R0	(39)	(39)		1.5k		
	4.00	Read	CSTLS4M00G56-B0	(47)	(47)		1.5K		
	8.00	SMD	CSTCE8M00G55-R0	(33)	(33)		470		
	0.00	Read	CSTLS8M00G56-B0	(47)	(47)		470	2.2 to 3.6	,
	_10.00	SMD	CSTCE10M00G55-R0	(33)	(33)		330	2.2 10 3.0	
TMP91FY42FG	10.90	Read	CSTLS10M00G56-B0	(47)	(47)	Open	330		-40~85°C
TWF9TF142FG	16.0	SMD	CSTCE16M0V53-R0	(15)	(15)	Ореп	68		-40~03 C
	10.0	Read	CSALS16M0X55-B0	7	7		150		
	20.0	SMD	CSTCE20M0V53-R0	(15)	(15)		0		
	20.0	Read	CSTLS20M0X51-B0	(5)	(5)		150	2.7~3.6	
	27.0	Small SMD	CSTCG27M0V51-R0	(5)	(5)		0	2.1~3.0	

- The values enclosed in brackets in the C1 and C2 columns apply to the condenser built-in type.
- The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;

http://www.murata.co.jp

5. Table of SFRs

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

- (1) I/O ports
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock gear
- (6) DFM (Clock doubler)
- (7) 8-bit timer
- (8) 16-bit timer
- (9) UART/serial channel
- (10) I²C bus/serial interface
- (11) AD converter
- (12) Watchdog timer
- (13) Special timer for CLOCK

Table layout Symbol Name Address 7 6 1 0 Bit symbol → Read/Write Initial value after reset Remarks

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/write

R/W:Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1).

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are

read-modify-write instructions.)

R/W*: Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 SFR Address Map

		Table 5.1	SFR Address M	ар		
[1] PORT				ı		
Address	Name	Address	Name		Address	Name
0000H	P0	0010H			0020H	PACR
1H		1H			1H	PAFC
2H	P0CR	2H	P6		2H	
3H		3H	P7		3H	
4H	P1CR		P6CR		4H	
	P1FC		P6FC		5H	
6H			P7CR		6H	
	P3		P7FC		7H	
	P2CR		P8		8H.	J)
					/ _ > -	
	P2FC		P9	^	(// 9H	
	P3CR		P8CR		\\\ AH	
BH			P8FC		BH	
CH	P4	CH	P9CR		CH	
DH	P5	DH	P9FC) 📈 DH	
EH	P4CR	EH	PA		EH	
l FH	P4FC	FH			FH	ODE
-	_			11 /	7	
[2] INTC						2
Address	Name	Address	Name (//	$\langle \langle \rangle \rangle$	Address	Name
0080H	DMA0V	0090H	INTE0AD	ノノ	00A0H	INTETCO1)
1H	DMA1V	1H	INTE12		1H	INTETC23
2H	DMA2V	2H	INTE34		2H	
3H			INTE56		3H	
4H	Divin to v		INTE78		4H)
5H			INTETA01		(5H	/
6H			INTETA23		7/A 6H	
				((
7H			INTETA45		/()) 7H	
	INTCLR		INTETA67		8H	
9H			INTETBO //		9H	
AH	DMAB	AH	INTETB1	\)	AH	
BH		(BH	INTETB01V		/ BH	
СН	IIMC	CH	INTES0		CH	
DH			INTES1		DH	
EH		(EH	INTSBIRTC		EH	
FH		(\))FH	INTODIKTO		FH	
					гп	
		\bigcap		/		
[3] CS/WAIT		(
Address	Name		(Ω)			
00C0H			$(\lor /))$			
	B1CS	7				
	B2CS					
	B3CS					
3П	10000		/			

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

4H 5H 6H 7H

7H BEXCS 8H MSAR0 9H MAMR0 AH MSAR1 BH MAMR1 CH MSAR2 DH MAMR2 EH MSAR3 FH MAMR3

Table 5.2 SFR Address Map

[4] CGEAR, DFM

Address	Name
00E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	
6H	
7H	
8H	DFMCR0
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
00F0H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	(Ω)
9H	$\langle \langle \langle \langle \langle \rangle \rangle \rangle \rangle$
AH	
BH	
CH	
DH	
EH,	
₹H.	

[5] TMRA

Address	Name
0100H	TA01RUN
1H	
2H	TA0REG
3H	TA1REG
4H	TA01MOD
5H	TA1FFCR
6H	A
7H	
8H	TA23RUN
9H	
AH	TA2REG
BH	TA3REG
CH	TA23MOD
DH	TA3FFCR
EH	
FH (O/\Diamond

\'\	
Address	Name
0110H	TA45RUN
1H	
2H	TA4REG (
3H	TA5REG
4H	TA45MOD
5H	TA5FFCR
6H	
/ /7H	
8H	TA67RUN
9H	\ //
AH	TA6REG
_ BH	TA7REG
(CH	TA67MOD
/\DH	TA7FFCR
(E)	
FH FH	

[6] TMRB

	_
Address	Name
0180H	TB0RUN
1H	
2H	TB0MOD
3H	TB0FFCR
4H	~((
5H	(1)
) 6H	
<i>7</i> ₩	
(8H	TB0RG0L
9H	TB0RG0H
AH/\	TB0RG1L
BH	TB0RG1H
CH	TB0CP0L
DH	TB0CP0H
EH	TB0CP1L
FH	TB0CP1H

Address	Name
0190H	TB1RUN
1H	
2H	TB1MOD
3H	TB1FFCR
4H	
5H	
6H	
7H	
8H	TB1RG0L
9H	TB1RG0H
AH	TB1RG1L
BH	TB1RG1H
CH	TB1CP0L
DH	TB1CP0H
EH	TB1CP1L
FH	TB1CP1H

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Table 5.3 SFR Address Map

Address Name O200H SC0BUF O240H SBI0CR1 SBI0CR1 SBI0DBR O240H SBI0CR1 O240H SBI0CR1 O240H SBI0CR1 O240H SBI0CR1 O240H SBI0DBR O240H SBI0CR2/SBI0S O240H SBI0DBR O240H SBI0CR1 O240H SBI0CR1 O240H SBI0CR1 O240H SBI0CR2/SBI0S O240H SBI0DBR O240H O2	R P
0200H SC0BUF 1H SC0CR 2H SC0MOD0 3H BR0CR 3H BR0ADD 4H BR0ADD 5H SC0MOD1 6H 5H 7H SIRCR 8H SC1BUF 9H SC1CR 4H SC1MOD0 8H BH 6H CH 7H SBIOBR1	R
0200H SC0BUF 1H SC0CR 2H SC0MOD0 3H BR0CR 3H BR0CR 3H SBI0CR2/SBI0S 3H SBI0CR2/SBI0S 3H SBI0BR0 5H SBI0BR1 6H 7H 3H SC1BUF 3H SC1CR 3H SC1MOD0 3H SBI0BR1 3H SBI0BR1	R
2H SCOMODO 2H I2COAR 3H BROCR 3H SBIOCR2/SBIOS 4H BROADD 4H SBIOBR0 5H SCOMOD1 5H SBIOBR1 6H 7H SIRCR 7H 8H SC1BUF 8H 9H 9H SC1CR 9H AH SC1MOD0 AH BH BR1CR BH CH BR1ADD CH DH SC1MOD1 DH	SIR SIR
3H BROCR 3H SBIOCR2/SBIOS 4H BROADD 4H SBIOBR0 5H SCOMOD1 5H SBIOBR1 6H 7H SIRCR 7H 8H SC1BUF 8H 9H SC1CR 9H 8H 9H AH SC1MOD0 AH BH BH BR1CR BH CH CH DH CH DH DH SC1MOD1 DH DH DH DH DH	SR SR
4H BR0ADD 4H SBI0BR0 5H SCOMOD1 5H SBI0BR1 6H 7H SIRCR 7H 8H SC1BUF 8H 9H SC1CR 9H AH SC1MOD0 AH BH BH BR1CR BH BH CH CH DH	SR STR
5H SCOMOD1 5H 6H 7H SIRCR 7H 8H SC1BUF 8H 9H SC1CR 9H AH SC1MOD0 AH BH BR1CR BH CH BR1ADD CH DH SC1MOD1 DH	
6H 7H SIRCR 8H SC1BUF 9H SC1CR AH SC1MOD0 BH BR1CR CH BR1ADD DH SC1MOD1 6H 7H 8H 9H 8H 9H CH DH	
7H SIRCR 7H 8H SC1BUF 9H SC1CR 9H AH SC1MODO AH BH BR1CR CH BR1ADD CH DH SC1MOD1 DH	
8H SC1BUF 8H 9H SC1CR 9H AH SC1MOD0 AH BH BR1CR BH CH BR1ADD CH DH SC1MOD1 DH	
9H SC1CR 9H AH SC1MOD0 AH BH BR1CR BH 1ADD CH DH SC1MOD1 DH	
AH SC1MOD0 AH BH BR1CR BH CH BR1ADD CH DH SC1MOD1 DH	\
BH BR1CR BH CH BR1ADD CH DH SC1MOD1)
CH BR1ADD CH DH SC1MOD1	
DH SC1MOD1 DH	
EH EH EH	
	<u> </u>
[9] 10 bit ADC	
Address Name Address Name	7//
02A0H ADREG04L 02B0H ADMOD0	- 347
1H ADREGO4H 1H ADMOD1	
2H ADREG15L 2H	$\overline{}$
3H ADREG15H 3H))
4H ADREG26L 4H	
5H ADREG26H 5H	
6H ADREG37L 6H	
7H ADREG37H 7H	
8H 8H	
9H 9H	
AH AH	
BH BH	
CH CH	
DH (
EH EH	
FH	
[10] WDT [11] Special timer for CLOCK	
Address Name Address Name	
0300H WDMOD 0310H RTCCR	
1H WDCR 1H	
2H 2H	
3H 3H	
4H	
	ı
5H 5H	ı
5H 5H 6H	
5H 6H 7H	
5H 6H 7H 8H	
5H 6H 7H 8H 9H	
5H 6H 7H 8H 9H AH	
5H 6H 7H 8H 9H AH BH	
5H 6H 7H 8H 9H AH BH CH	
5H 6H 7H 8H 9H AH BH CH DH	
5H 6H 7H 8H 9H AH BH CH	

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

(1) I/O ports

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	Port 0	00H				R	/W			
				Data	from externa	al port (Outp	out latch regis	ster is undef	ined.)	
			P17	P16	P15	P14	P13	P12	P11	P10
P1 Port 1		01H				R	/W			
				Data f	rom externa	l port (Outpu	ut latch regis	ter is cleared	to 0.)	
			P27	P26	P25	P24	P23	P22	P21	P20
P2	Port 2	06H				R	/W			
				Data f	rom externa	l port (Outpi	ut latch regis	ter is cleared	d to 0.)	
			P37	P36	P35	P34	P33	P32	P31	P30
		07H				*F	R/W		T	
P3	Port 3	(5	Data				gister is set to	1.)	1	1
		(Prohibit			atch register	1/		<i>'</i>		
		RMW)		1(Output	latch registe	r): Pull-up\re	V		(())	
		0CH	$\overline{}$				P43	P42	P41	P40
			$\overline{}$			$\sqrt{7}$	^ ~		ww >	
P4 Port	Port 4						1	external port	. 4 \	
		(Prohibit							gister is set to r): Pull-up res	
		RMW)					/		r): Pull-up res er): Pull-up re	
			P57	P56	P55	P54	P53	P52	P51	P50
P5	Port 5	0DH	101	1 00		7	R (7/	71.02	101	1 00
					'(\)		external port))		
				P66	P65	P64	P63	P62	P61	P60
P6	Port 6	12H				<<	R/W			
					Data from	external po	rt (Output lat	ch register is	s set to 1.)	
					P75	P74	P73	P72	P71	P70
P7	Port 7	13H					R.	W	11	
				\mathcal{A}	Data	a from exter	nal port (Out	put latch rec	jister is set to	1.)
			P87	P86	P85	P84	P83	P82	P81	P80
P8	Port 8	18H	((//3			R	/W	•	•	
				Data	a from exter	nal port (Ou	tput latch reg	jister is set to	ວ 1.)	
		(/	P977	P96	P95	P94	P93	P92	P91	P90
P9	Port 9	19H				R	/W			
) 1	1	Dat	a from exter	nal port (Out	tput latch reg	gister is set to	1.)
	^	\wedge	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	Port A	1EH				R	/W			
	~			Data	a from exteri	nal port (Ou	tput latch reg	ister is set to	n 1)	

(2) I/O port control (1/2)

Symbol		Address	7	6	5	4	3	2	1	0
Cymbo.	riamo	, (44, 666	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
	Port 0	02H	FUIC	FUUC	FUSC	F04C 		FUZC	FUIC	FUUC
POCR control	(Prohibit	0	0	0	0	0	0	0	0	
		RMW)				0: Input	1: Output	\wedge		
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
D.1.0.D	Port 1	04H		JI.		V	V			
P1CR	control	(Prohibit RMW)	0	0	0	0	0	0) Y o	0
		KIVIVV)				0: Input	1: Output /			
		0511	P17F	P16F	P15F	P14F	₹13F	P12F)	P11F	P10F
P1FC	P1FC Port 1	05H (Prohibit				V	v 📐			
function	RMW)	0	0	0	0	(0	0	0	0	
	TXWV)			P1FC/P1CR	= 00: Input p	ort 01: Out	out port 10	AD8~AD15	11: A8~A1	5
		08H	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
P2CR	Port 2 (Prohibit			 	i	V			4/	>
	control	RMW)	0	0	0	0	0	0	0	0
				1	1	0: Input	1: Output	♦ (
	_	09H	P27F	P26F	P25F	P24F	P23F	P22F	P21F/	P20F
P2FC	Port 2	rt 2 (Prohibit		1		V				
	tunction ()	RMW)	0	0	0	0	0	(0)	0	0
			P2FC/P2CR = 00: Input port							
	D 0	0AH Prohibit	P37C	P36C	P35C	P34C	P33C	/R32C		
P3CR	Port 3			0 ^		N _		$\mathcal{L}_{\mathfrak{o}}$		
control	RMW)	0	0 <	0	0/	0	0			
			_	P36F	P35F	1: Output P34F		P32F	P31F	P30F
		0BH	-		W F35F	F34F		F32F	W W	FOUF
P3FC	Port 3	(Prohibit	0	70^	0	(0 ,		0	0	0
. 0. 0	function	RMW)	Always	0; Port	0: Port	0: Port		0: Port	0: Port	0: Port
			write "0"	1: R/W	1: BUSAK	1: BUSRQ		1: HWR	1: WR	1: RD
			40/	3			P43C	P42C	P41C	P40C
	Port 4	0EH	7/5	*/_	A	7	1 100		N	1 100
P4CR	control	(Prohibit			W	\mathcal{H}	0	0	0	0
		RMW)				\mathcal{I}		0: Input	1: Output	-
				4			P43F	P42F	P41F	P40F
	5 . ^	_>0FH	V						N	
P4FC	Port 4	(Prohibit					0	0	0	0
	function	RMW)					0: Port	0: Port	0: Port	0: Port
				41			1: CS3	1: CS2	1: CS1	1: CS0
		\cup	\sim	P66C	P65C	P64C	P63C	P62C	P61C	P60C
Decr	Port 6	14H (Drobibit					W			
P6CR	control	(Prohibit RMW)	JAS 7		0	0	0	0	0	0
		INIVIVV)				0: lı	nput 1: Out	put		
						P64F	P63F	P62F	P61F	P60F
		15H						W		
P6FC	Port 6	(Prohibit				0	0	0	0	0
	function	RMW)				0: Port	0: Port	0: Port	0: Port	0: Port
						1: SCOUT	1: INT0	1: SCL	1: SDA/SO	1: SCK
										output

Note: Wen Internal area is read, P30 output "L" level from P30 pin by P3<P30> = "0" and P3FC<P30F> = "1". Only when an external address is accessed, P30 outputs \overline{RD} when output latch register P30 is set to "1".

I/O port control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					P75C	P74C	P73C	P72C	P71C	P70C
D70D	Port 7	16H				•		N		
P7CR	control	(Prohibit			0	0	0	0	0	0
		RMW)					0: Input	1: Output		
					P75F	P74F		P72F	P71F	
	5 . 7	17H				V			W	
P7FC	Port 7 function	(Prohibit			0	0) 0	
	TUTICUOTI	RMW)			0: Port	0: Port		0: Port	0: Port	
					1: TA7OUT	1: TA5OUT		1: TA3OUT	1: TA1OUT	
		1AH	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
P8CR	Port 8	(Prohibit				V	v ()			
1 OCIX	control	RMW)	0	0	0	0) 0	0	0
		Talvivv				0: Input	1: Output			
			P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F
						V	v >			
	Port 8	1BH	0	0	0	((0// <	0	0() 0	0
P8FC	function	(Prohibit	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	ranotion	RMW)	1:TB1OUT	1:TB1OUT	1:INT8/ TB1IN1	1: INT7/ TB1IN0	1: TB0OUT1	1: TB0OUT0	1: INT6/ TB0IN1	1: INT5/ TB0IN0
					INT8/		(, .20	. 2010
					TB1IN1		\	<i>ٽر</i>))		
		1CH	P97C	P96C	P95C	> P94C	P93C	P92C	P91C	P90C
P9CR	Port 9	(Prohibit			7()		N //))	1	
	control	· ·	1	1 ~ (0	0	0	0	0	0
		RMW)				9/		•	U	U
		RMW)				0: Input	1: Output	1		
					P95F		1: Output P93F	P92F		P90F
	Port 9	1DH			P95F W		1: Output P93F	P92F		P90F W
P9FC	Port 9	1DH (Prohibit			P95F W 0		1: Output P93F	P92F W 0		P90F W 0
P9FC		1DH			P95F W 0 0: Port		1: Output P93F 0 0: Port	P92F W 0 0: Port		P90F W 0
P9FC		1DH (Prohibit			P95F W 0 0: Port 1: SCLK1	0:Input	1: Output P93F 0 0: Port 1: TXD1	P92F N 0 0: Port 1: SCLK0		P90F W 0 0: Port 1: TXD0
P9FC	function	1DH (Prohibit	PA7C/	PA6C	P95F W 0 0: Port	0:Input	1: Output P93F 0 0: Port 1: TXD1 PA3C	P92F W 0 0: Port	PA1C	P90F W 0
P9FC PACR	function Port A	1DH (Prohibit RMW)			P95F W 0 0: Port 1: SCLK1 PA5C	0: Input	1: Output P93F 0 0: Port 1: TXD1 PA3C	P92F V 0 0: Port 1: SCLK0 PA2C	PA1C	P90F W 0 0: Port 1: TXD0 PA0C
	function	1DH (Prohibit RMW)	PATC	PA6C 0	P95F W 0 0: Port 1: SCLK1	0:Input	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0	P92F N 0 0: Port 1: SCLK0		P90F W 0 0: Port 1: TXD0
	function Port A	1DH (Prohibit RMW) 20H (Prohibit			P95F W 0 0: Port 1: SCLK1 PA5C	0:Input	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output	P92F W 0 0: Port 1: SCLK0 PA2C	PA1C 0	P90F W 0 0: Port 1: TXD0 PA0C
	Port A control	1DH (Prohibit RMW) 20H (Prohibit			P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F	P92F V 0 0: Port 1: SCLK0 PA2C	PA1C	P90F W 0 0: Port 1: TXD0 PA0C
	Port A control	1DH (Prohibit RMW) 20H (Prohibit RMW)	0	0	P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F N	P92F W 0 0: Port 1: SCLK0 PA2C 0 PA2F	PA1C 0 PA1F	P90F W 0 0: Port 1: TXD0 PA0C
PACR	Port A control	1DH (Prohibit RMW) 20H (Prohibit RMW)		0	P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F	P92F W 0 0: Port 1: SCLK0 PA2C 0 PA2F	PA1C 0 PA1F	P90F W 0 0: Port 1: TXD0 PA0C
PACR	Port A control	1DH (Prohibit RMW) 20H (Prohibit RMW) 21H (Prohibit	0	0	P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F N 0	P92F W 0 0: Port 1: SCLK0 PA2C 0 PA2F 0 INT4~INT1	PA1C 0 PA1F 0 input enable	P90F W 0 0: Port 1: TXD0 PA0C 0 PA0F
PACR	Port A control Port A function	1DH (Prohibit RMW) 20H (Prohibit RMW) 21H (Prohibit	0	0	P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F N	P92F W 0 0: Port 1: SCLK0 PA2C 0 PA2F 0 INT4~INT1 ODE61	PA1C O PA1F O input enable ODE93	P90F W 0 0: Port 1: TXD0 PA0C
PACR	Port A control Port A function Serial	1DH (Prohibit RMW) 20H (Prohibit RMW) 21H (Prohibit	0	0	P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F N 0 ODE62	P92F W 0 0: Port 1: SCLK0 PA2C 0 PA2F 0 INT4~INT1 ODE61 R	PA1C 0 PA1F 0 input enable ODE93	P90F W 0 0: Port 1: TXD0 PA0C 0 PA0F 0 ODE90
PACR	Port A control Port A function	1DH (Prohibit RMW) 20H (Prohibit RMW) 21H (Prohibit RMW)	0	0	P95F W 0 0: Port 1: SCLK1 PA5C	O: Input PA4C O: Input -	1: Output P93F 0 0: Port 1: TXD1 PA3C V 0 1: Output PA3F V 0 ODE62	P92F W 0 0: Port 1: SCLK0 PA2C 0 PA2F 0 INT4~INT1 ODE61 R 0	PA1C O PA1F O input enable ODE93	P90F W 0 0: Port 1: TXD0 PA0C 0 PA0F 0 ODE90

Note 1: External interrupt INTO

Input-setting use P6FC<P63F>. Level/edge-setting and rising/falling-setting use IIMC<I0LE, I0EDGE>.

Note 2: External interrupt INT1~INT4

Input-setting use PAFC<PA3F:PA0F>. Rising/falling-setting use IIMC<I4EDGE:I1EDGE>.

Note 3: External interrupt INT5~INT8

Input-setting use P8FC<P85F, P84F, P81F, P80F>. Edge-setting use TB0MOD and TB1MOD registers.

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	ΓAD			IN	T0	
	INT0 &		IADC	IADM2	IADM1	IADM0	IOC	I0M2	IOM1	IOMO
INTE0AD	INTAD	90H	R		R/W		R	\wedge	R/W	
	enable		0	0	0	0	0	0	0	0
			1: INTAD	!	Interrupt leve	el	1: INT0		nterrupt leve	el
				IN	IT2			IN	ो रो	
	INT1 &		I2C	I2M2	I2M1	I2M0	I1C /	I1M2	I1M1	I1M0
INTE12	INT2	91H	R		R/W		⟨R (// ()	R/W	
	enable		0	0	0	0	0	0	0	0
			1: INT2		Interrupt leve	el	1: INT1		nterrupt leve	el
				IN	IT4) IN	T3	
	INT3 &		I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0
INTE34	INT4	92H	R		R/W	4	R		R/W	>
	enable		0	0	0	0	0	0 \(\int \)	0	0
			1: INT4	1	Interrupt leve	el ((///	1: INT3	<u> </u>	nterrupt leve	el
				IN	IT6)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	T5//)	_
	INT5 &		I6C	I6M2	I6M1	16M0	I5C	I5M2	15M1	I5M0
INTE56	INT6	93H	R		R/W		R /		R/W	
	enable		0	0	0	0	0	(0)	0	0
			1: INT6		Interrupt leve	el	1: INT5		nterrupt leve	el
				ΙŅ	IT8	>)) IN	T7	
	INT7 &		I8C	I8M2	18M1	18M0	17C	/17M2	I7M1	17M0
INTE78	INT8	94H	R		R/W		R		R/W	
	enable		0	0	0	0	0))	0	0	0
			1: INT8		Interrupt leve	el	1://NT7	I	nterrupt leve	el
	INTTA0			INTTA1	(TMRA1)	\triangle		INTTA0	(TMRA0)	
	1N1 1AU &		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
INTETA01	INTTA1	95H	R		R/W	[[2]]	R		R/W	•
	enable		(0)/	0	0 <	10	0	0	0	0
			1: INTTA1	()	Interrupt leve	el	1: INTTA0		nterrupt leve	el
	INTTA2			INTTA3	(TMRA3)	5)		INTTA2	(TMRA2)	
	1N1 1A2 &		ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	96H	R		R/W		R		R/W	
	enable		∨ 0	0	0	0	0	0	0	0
		/>	1: INTTA3		Interrupt leve	el	1: INTTA2	İ	nterrupt leve	el
	INTTA4			INTTA5	(TMRA5)	<u> </u>		INTTA4	(TMRA4)	•
	& .		ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	INTTA5	97H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
		(1: INTTA5	_))	Interrupt leve	el	1: INTTA4	l	nterrupt leve	el
	INTTA6	Ì	> \	INTTA7	(TMRA7)	1		INTTA6	(TMRA6)	1
	& &		ITA7C	ITA7M2	ITA7M1	ITA7M0	ITA6C	ITA6M2	ITA6M1	ITA6M0
INTETA67	INTTA7	98H	R		R/W	T	R		R/W	T
	enable		0	0	0	0	0	0	0	0
			1: INTTA7		Interrupt leve	el	1: INTTA6	l	nterrupt leve	el

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INITTOO			INTTB01	(TMRB0)			INTTB00	(TMRB0)	
	INTTB00		ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	& INTTB01	99H	R		R/W		R		R/W	-
	enable		0	0	0	0	0	_ 0	0	0
	CHADIC		1:INTTB01		Interrupt lev	el	1:INTTB00		Interrupt leve	el
	INITTDAO			INTTB11	(TMRB1)			INTTB10	(TMRB1)	
	INTTB10 &		ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0
INTETB1	∝ INTTB11	9AH	R		R/W	•	R		R/W	
	enable		0	0	0	0	<u></u> ∧ 0 ((// 0	0	0
	GHADIO		1: INTTB11		Interrupt lev	el	1: INTTB10		Interrupt leve	el
	INTTBOF0		INT	TBOF1 (TN	/IRB1 over fl	ow)	[NI	TBOF0 (TM	IRB0 over flo	ow)
	&		ITF1C	ITF1M2	ITF1M1	ITF1M0	ITF0C	ITF0M2	ITF0M1	ITF0M0
INTETB01V	INTTBOF1	9BH	R		R/W		R		R/W	
	enable		0	0	0	0 🗸	0>	0	W(0)	> 0
	(Over-flow)		1: INTTBOF1		Interrupt lev	el	1: INTTBOFO	Û	Interrupt leve	el
				INT	TX0	((//	Λ ·	TŅI	RX0	
	INTRX0		ITX0C	ITX0M2	ITX0M1	ITX0M0	/ IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	& INTTX0	9CH	R		R/W		R		R/W	
	enable		0	0	0	0	0 /	~O	0	0
			1: INTTX0		Interrupt lev	el	1: INTRX0	≤ 1	Interrupt leve	el
				INT	TX1			NT	RX1	
	INTRX1		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C/	IRX1M2	IRX1M1	IRX1M0
INTES1	& INTTX1	9DH	R	d	R/W		R		R/W	
	enable		0	0	0		0	0	0	0
			1:INTTX1		Interrupt lev	el \	1:INTRX1		Interrupt leve	el
				INT	RTC	-	\\/	INT	SBI	
	INTSBI &		IRTCC	IRTCM2	IRTCM1	IRTCM0	ISBIC	ISBIM2	ISBIM1	ISBIM0
INTES2RTC	INTRTC	9EH	R ((R/W		R		R/W	
	enable		0		0	101	0	0	0	0
			1:INTRTC	\	Interrupt lev	et	1: INTSBI		Interrupt leve	el
	INITTOO			INT	TC1			INT	TC0	
INTETC01	INTTC0 & INTTC1	AOH	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTETCOT	enable	AUT	R		R/W		R		R/W	
	CHADIC		0	0	0	0	0	0	0	0
	INITTO		7	IMI	TC3			INT	TC2	
INTETC23	INTTC2 & INTTC3	A1H	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETO23	enable	AIII	R	\wedge	R/W		R		R/W	
	Gridolo		0 ^	0	0	0	0	0	0	0

Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DIA 0				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA 0 start	80H					R/	W		
DIVIAUV	vector	000			0	0	0	0	0	0
	Vector						DMA0 sta	art vector		
	DMA 1				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	start	81H					R/	w (
DIVIATV	vector	0111			0	0	0	0) o	0
	VOOLOI						DMA1 sta	art vector		
	DMA 2				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	start	82H				<u> </u>	R/	w	1	1
DIVIAZV	vector	0211			0	0	(0)	0	0	0
							DMA2 sta	art vector		
	DMA 3				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	start	83H					R/	W	41/	>
DIVII (OV	vector	0011			0	0	0	0	0	0
							DMA3 sta	art vector		
	Interrupt	88H			CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	clear	(Prohibit					V	V		1
	control	RMW)			0	0	0	0	0	0
		,			Clea	rs interrupt r	equest flag b			
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	89H		4)) R/	1	1
	request	(Prohibit		4		\rightarrow	0	0	0	0
	register	RMW)						DMA reque		
	DMA						DMAB3	DMAB2	DMAB1	DMAB0
DMAB	burst	8AH						R/	1	
	request register		\rightarrow				0	0	0	0
	register				105505	12221	1	DMA request		1
			$\overline{\alpha}$	14EDGE	13EDGE	12EDGE	I1EDGE	10EDGE	IOLE	NMIREE
	Interrupt	8CH)		V				
IIMC	input		Always	0	INIT2	0 INT2	0	0	0	0 1:Operation
IIIVIC	mode	(Prohibit	Always write "0".	INT4	INT3 edge	edge	INT1	INT0	INT0	Even on
	control	RMW)	wille U.	edge 0: Rising	eage 0: Rising	0: Rising	edge 0: Rising	edge 0: Rising	0: edge 1: level	NMI
				1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	i. ievei	rising
			~	i. i amay	i. i aming	i. i aiiiig	i. i aiiiig	i. i aiiiig		edge

(4) Chip select/wait control (1/2)

(4)		ı		ı	_	4	_	_	4	_
Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0
	Block 0	C0H	W			_		V 		
Dago	CS/WAIT		0		0	0	0	0	0	0
B0CS	control	(Prohibit	0: Disable		00: ROM/S	KAW	Data bus	000: 2 waits): Reserved
	register	RMW)	1: Enable		l l	eserved	width	001: 1 wait		: 3 waits
					11:	000.704	0: 16 bits 1: 8 bits	010: (1 + N 011: 0 waits): 4 waits : 8 waits
			B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0
			W		BIOWII	BTOWIO		V/A	וואום	DIVVO
	Block 1	C1H	0		0	0	0	(0)	0	0
B1CS	CS/WAIT		0: Disable		00: ROM/S		Data bus	000: 2 waits): Reserved
	control	(Prohibit	1: Enable		01:]		width	001: 1 wait		: 3 waits
	register	RMW)			10: R	eserved	0: 16 bits	010: (1 + N): 4 waits
					11: J	.((1: 8 bits	011: 0 waits		: 8 waits
			B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2 <	B2W1	B2W0
	Plook 2	C2H					V \	12		
	Block 2 CS/WAIT	UZM	1	0	0	((0//	0	0(0	0
B2CS	control	(Prohibit	0: Disable	0: 16 M	00: ROM/S	RAM	Data bus	000: 2 waits	- / //): Reserved
	register	RMW)	1: Enable	Area	01:		width	001: 1 wait		: 3 waits
	. og.oto.	,		1: Area	10: R	eserved	0: 16 bits	010: (1 + N	•): 4 waits
				set			1: 8 bits	011: 0 waits		: 8 waits
			B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
	Block 3	СЗН	W	\rightarrow	7(/)		\ \ \ /	<u>V</u>		
D000	CS/WAIT		0	///	0	0	0	0	0	0
B3CS	control	(Prohibit	0: Disable		00: ROM/S	SRAM	Data bus	000: 2 waits): Reserved
	register	RMW)	1: Enable		01: 10: R	eserved	width	001: 1 wait		: 3 waits
)10. J	eserveu	0: 16 bits	010: (1 + N): 4 waits
				2		A	1: 8 bits BEXBUS	011: 0 waits BEXW2	BEXW1	: 8 waits BEXW0
			\longrightarrow				DEVDOS	V DEAVV2		DEXVVU
	External	C7H				7	0	0	0	0
BEXCS	CS/WAIT		(7/3			7/	Data bus	000: 2 waits	•): Reserved
22/100	control	(Prohibit	$\langle \vee \rangle$)		\rightarrow	width	000: 2 Wait		: 3 waits
	register	RMW)					0: 16 bits	010: (1 + N): 4 waits
							1: 8 bits	011: 0 waits	•	: 8 waits
	Memory		S23	/ S22	S21	S20	S19	S18	S17	S16
MSAR0	start	C8H	\searrow			R	W			
IVISARU	address	Con	1	1	1	1	1	1	1	1
	register 0			\wedge		Start addres	s A23 to A16	3		
	Memory		V20	V19	V18	V17	V16	V15	V14~V9	V8
MAMR()	address	С9Н			ı	ì	/W			1
777 UVII (O	mask		1	1	1	1	1	1	1	1
	register 0	((CS0 area siz			comparisor		
	Memory		\$23	S22	S21	S20	S19	S18	S17	S16
MSAR1	start	CAH	V		4	i	W A		_	
	address		1 🗸	1	1	1	1	1	1	1
	register 1			\		Start addres				
	Memory		V21	V20	V19	V18	V17	V16	V15~V9	V8
MAMR1	address	СВН	4	4	4	i	W 1	4	4	
	mask		1	1	1	1	1	1	1	
	register 1			(CS1 area siz	ze ∪: Enab	ie to address	s comparisor	1	

Chip select/wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	Memory		S23	S22	S21	S20	S19	S18	S17	S16	
MSAR2	start	ССН				R/\	W				
WISANZ	address	CCIT	1	1	1	1	1	1	1	1	
	register 2				(Start address	A23 to A16	_			
	Memory		V22	V21	V20	V19	V18	V17	V16	V15	
MAMR2	address	CDH		R/W							
IVIAIVIRZ	mask	СВП	1	1	1	1	1	((1	1	
	register 2			(CS2 area siz	e 0: Enable	e to address	comparison			
	Memory		S23	S22	S21	S20	S19 (7 S18	S17	S16	
MSAR3	start	CEH				R/\	w \ \ \	(())			
IVISARS	address	CER	1	1	1	1	1)	1	1	
	register 3				5	Start address	A23 to A16				
	Memory		V22	V21	V20	V19	V18	V17	V16	V15	
MAMR3	address	CFH	RW								
IVIAIVIKS	mask	CFT	1	1	1	1 <		1	d(1)) 1	
	register 3			CS3 area size 0: Enable to address comparison							

(5) Clock gear (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
,			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
							/W		l .	I.
			1	0	1	0	0	0	0	0
SYSCR0	System clock control register 0	ЕОН	High- frequency oscillator (fc) 0: Stopped 1: Oscillation	Low- frequency oscillator (fs) 0: Stopped 1: Oscillation	High- frequency oscillator (fc) after release of STOP mode 0: Stopped 1: Oscillation	Low- frequency oscillator (fs) after release of STOP mode 0: Stopped 1: Oscillation	Select clock after release of STOP mode 0: fc 1: fs	Warm-up timer 0 write: Don't care 1 write: Start timer 0 read: End warm up 1 read: Not end warm up	Select presc 00: fFPH 01: Reserve 10: fc/16	caler clock
						7	SYSCK	GEAR2	GEAR1	GEAR0
								R/	W/	>
							<u></u> 0	1 /2	0	0
SYSCR1	System clock control register 1	E1H					System clock selection 0: fc 1: fs	selection (000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Rese 110: (Rese 111: (Rese	rved)	
				SCOSEL	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
				70	1	R/W	1	1		R/W
			\rightarrow	~ ^	1	0				0
	System		((0: fs	Warm-up ti		00: Reserve			Pin state
	clock			1: f _{FPH}	00: Reserve	90	10: IDLE1 r			control in STOP/IDL
SYSCR2	control	E2H	(7/4		01: 2 ⁸ input	requency	11: IDLE1 i			E1 mode
	register 2			/	10: 2 inpu	it frequency				0: I/O off
	5			^	11(2" inpu	it frequency				1: Remain
						//				the state
		/~/								before
				\ <u></u>						halt

Clock gear (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PROTECT	_	_	_	ALEEN	EXTIN	DRVOSCH	DRVOSCL
			R				R/W		_	
			0	0	1	0	0	0	1	1
EMCCR0	EMC control register 0	ЕЗН	Protection flag 0: OFF 1: ON	Always write "0"	Always write "1"	Always write "0"	1: ALE output enable	1: fc external clock	fc oscillator driver ability 1: Normal 0: Weak	fs oscillator driver ability 1: Normal 0: Weak
EMCCR1	EMC control register 1	E4H		W		-	s protections an 1FH turns	s off. protection o	on.	

Note: EMCCR1

When protect-ON is set to EMCCR1, It is prohibited that following SFRs are written. (SFR that cannot write)

- CS/WAIT controller
 BOCS, B1CS, B2CS, B3CS, BEXCS,
 MSAR0, MSAR1, MSAR2, MSAR3,
 MAMR0, MAMR1, MAMR2, MAMR3
- Clock gear (only EMCCR1 is available to write)
 SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 3. DFM DFMCR0

(6) DFM (Clock doubler)

Symbol	Name	Address	7 6	5 <	4	3	2	1	0
DFMCR0	DFM control register 0	E8H	ACT1 ACT0 R/W 0 0 Always	DLUPFG R 0 write "0"	R/W 0				
DFMCR1	DFM control register 1	E9H	0 0	0	- R/ 1 Don't access	W 0 s this register	0	1	1

Note: TMP91FY42 does not built-in Clock Doubler (DFM).

(7) 8-bit timer (1/2)

(7 – 1) TMRA01

(7 – 1) TMR	(AU1	ı			1		1			1
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W					R	2/W	
	8-bit		0				0	0	0	0
TA01RUN	timer	100H	Double				IDLE2	TMRA01	Up counter	Up counter
	RUN		buffer				0: Stop	prescaler	(UC1)	(UC0)
			0: Disable				1: Operate	0: Stop and		
			1: Enable					1: Run (Co	unt up)	
	8-bit	102H					- /		/	
TA0REG	timer	(Prohibit					N (
	register 0	RMW)				Unde	efined	<u>`(</u>		
	8-bit	103H				-		\sim		
TA1REG	timer	(Prohibit					N (
	register 1	RMW)					efined	/)		
			TA01M1	TA01M0	PWM01		TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
	8-bit						W	1 0	M -	-
	timer		0	0	0	0	0	0	0	0
TA01MOD	source	104H	Operation in 00: 8-bit tin		PWM cycle 00: Reserve			k for TMRA1		k for TMRA0
	CLK &		00: 8-bit tin		00: Reserve		00: TA0TR 01: φT1	8 (00: TA0IN 01: φT1	JIII
	mode		10: 8-bit PF		10: 2 ⁷		10: φT16		10: \psi 1	
			11: 8-bit P\		11: 28		11: φT256		11: φT16	
					4	1	TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
						7)/R	/W	•
	8-bit	105H					1	>,4	0	0
TA1FFCR	timer	(5 1 11 1			7(//		00: Invert 7		TA1FF	TA1FF
	flip-flop	(Prohibit RMW)		(\\		01: Set TA		control for	inversion
	control	KIVIVV)					10: Clear T		inversion	select
							11: Don't c	are	0: Disable 1: Enable	0: TMRA0 1: TMRA1
(7 O) TMD	14.00								i. Lilable	I. HWIKAT
(7 – 2) TMR	ĺ	A .l.l	7		7 -		3			0
Symbol	Name	Address	7	6	5	4		2	1	0
			TA2RDE	$\supset \supset \supset$		A The	I2TA23	TA23PRUN		TA2RUN
	8-bit		R/W			1127	0	0	/W 0	0
TA23RUN	timer	108H	Double				IDLE2	TMRA23	Up counter	_
	RUN		buffer			^	0: Stop	prescaler	(UC3)	(UC2)
			0: Disable				1: Operate	0: Stop and		(002)
			1: Enable					1: Run (Co		
	8-bit	10AH								
TA2REG	timer	(Prohibit					V			-
	register 0	RMW)				Unde	efined			
-	8-bit	10BH		_	\vee		_			
TA3REG	timer	(Prohibit RMW)		.(7			<u>// </u>			
	register 1	LIVIVV)	TA 00144	TA 90140	DW/MAG4		efined	TARCUIC	TA 001 1/4	TA 001 1/0
			TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
Ì	8-bit		0	0	0	0 R	/W O	0	0	0
	timer	(_ A: \ _			l .			-	-
TA23MOD		10CH	Operation I		PWM cycle 00: Reserve		00: TA2TR	k for TMRA3	00: Reserv	k for TMRA2
	CLK &		00. 8-bit till 01: 16-bit ti		00. Reserve	cu	00. ΤΑΣΤΚ 01: φT1		00. Reserv	cu
	mode		10: 8-bit PF		10: 2 ⁷		10: φT16		10: φT4	
			11: 8-bit P\		11: 2 ⁸		11: φT256		11: φT16	
							TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
								R	/W	-
	8-bit	10DH					1	1	0	0
TA3FFCR	timer	(Prohibit					00: Invert		TA3FF	TA3FF
	flip-flop	RMW)					01: Set TA		control for	inversion
	control						10: Clear T		inversion	select
							11: Don't c	are		0: TMRA2
]						1		1: Enable	1: TMRA3

8-bit timer (2/2)

(7-3) TMRA45

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN	
			R/W					R	/W	•	
	8-bit		0				0	0	0	0	
TA45RUN	timer	110H	Double				IDLE2	TMRA45		Up counter	
	RUN		buffer				0: Stop	prescaler	(UC5)	(UC4)	
			0: Disable				1: Operate	0: Stop and			
			1: Enable					1: Run (Co	unt up)		
	8-bit	112H									
TA4REG	timer	(Prohibit		W Undefined							
	register 0	RMW)		Undefined							
TAEDEO	8-bit	113H									
TA5REG	timer register 1	(Prohibit RMW)									
	register i	KIVIVV)		T 4 - 1 4 0	5144144		efined	· · · ·		I=4 (0) ((0)	
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0	
	8-bit						W			1 0	
	timer		0	0	0	0	0	0	0	0	
TA45MOD	source	114H	Operation r 00: 8-bit tim		PWM cycle 00: Reserve		00: TA4TR	k for TMRA5	00: TA4IN	k for TMRA4	
	CLK &		00. 8-bit till 01: 16-bit ti		00. Reserve	eu	00. ΤΑ4 ΓΚ 01: φT1	.6	00. 1A4IIN	рш	
	mode		10: 8-bit PF		10: 2 ⁷	$-((///\sqrt{2}))$	10: φT16	_ ((10: \$T4		
			11: 8-bit PV	-	11: 2 ⁸	_ (` (` (11: ¢T256		11: ∮T16		
						7	TA5FFC1	TA5FFC0	TA5FFIE	TA5FFIS	
		115H			7			R	/w		
	8-bit	Поп					1	(h)	0	0	
TA5FFCR	timer						00: Invert 7	TA5FE	TA5FF	TA5FF	
	flip-flop	(Prohibit					01: Set TA	7 /\	control for	inversion	
	control	RMW)		/	4(/)		10: Clear T		inversion	select	
		,		1			11: Don't c	are/	0: Disable	0: TMRA4	
									1: Enable	1: TMRA5	

(7-4) TMRA67

67		7 1 2 1 2 1 2 1 4							
Name	Address	7	6	5	4	3	2	1	0
		TA6RDÉ (A		7	I2TA67	TA67PRUN	TA7RUN	TA6RUN
		R/W	£		#		. R	W	
8-bit		6				0	0	0	0
	118H	Double / <			77/	IDLE2	TMRA67	Up counter	Up counter
RUN		buffer				0: Stop	prescaler	(UC1)	(UC0)
		7		((//		1: Operate			
		1: Enable			()		1: Run (Co	unt up)	
						=			
	,								
		<u> </u>							
	/								
	/ / / / / / / / / / / / / / / / / / /		\wedge						
register 1	RMW)								
		TA67M1	TA67M0	PWM61			TA7CLK0	TA6CLK1	TA6CLK0
8-bit))			•			•	1	1
timer									0
source	11CH (V / / \	//	,					
CLK		7					G		ed
& mode				01: 2° PVVI	л сусіе			'	
		~						'	
		17.0 Dit 1 V	V 1V1	11.2			TA7FFC0		TA7FFIS
		$\overline{}$				IAITOI			1741110
8-bit	11DH					1	1		0
timer						00: Invert 1	L		TA7FF
flip-flop	(Prohibit								inversion
control	RMW)					10: Clear T	A7FF	inversion	select
						11: Don't c	are	0: Disable	0: TMRA6
								1: Enable	1: TMRA7
	8-bit timer register 0 8-bit timer register 1 8-bit timer source CLK & mode	Name Address 8-bit timer RUN 8-bit timer register 0 RMW) 8-bit timer (Prohibit register 1 RMW) 8-bit timer source CLK & mode 8-bit timer flip-flop (Prohibit (Prohibit timer flip-flop)	Name Address 7 TA6RDE R/W 0 Double buffer 0: Disable 1: Enable 8-bit timer (Prohibit register 0 RMW) 8-bit timer (Prohibit register 1 RMW) 8-bit timer source CLK 8 mode 8-bit timer source TICH Operation 100: 8-bit tin 01: 16-bit tin 10: 8-bit Pt 11: 8-bit Pt 1	Name Address 7 6 TA6RDE R/W 8-bit timer RUN 8-bit timer (Prohibit register 0 RMW) 8-bit timer (Prohibit register 1 RMW) 8-bit timer source CLK & mode 8-bit timer source 11CH 11CH 8-bit timer source 11CH 8-bit timer 10: 8-bit timer 10: 8-bit timer 10: 8-bit pPG 11: 8-bit PWM	Name Address 7 6 5 TA6RDE R/W 8-bit timer RUN 8-bit timer (Prohibit register 0 RMW) 8-bit timer (Prohibit RMW) 8-bit timer source CLK & mode 8-bit timer source 11CH 11CH Name	Name	Name	Name	

(8) 16-bit timer (1/2)

(8-1) TMRB0

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			TB0RDE	_			I2TB0	TB0PRUN		TB0RUN		
				W				I.		-		
	16-bit		0					t		-		
TB0RUN	timer	180H	Double	Always			4			-		
	control		buffer	write "0"						-		
			0: Disable		Description Description	(0010)						
			1: Enable							TB0RUN R/W 0 Up counter (UC10) CLK1 TB0CLK0 0 0 0 B0 source clock t B0IN0 pin input T1 T4 T16 FF0C1 TB0FF0C W* 1 1 1 FF0 Control nivert Set Clear Don't care		
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	777		TB0CLK0		
				W				V / / /	1			
			0		1	0	0		0	0		
			TB0FF1 Inv	ersion	Software	Capture tim	ina	Up counter	TMRB0 sou	rce clock		
	16-bit	40011	trigger									
	timer	182H	0: Trigger d	isable	-	INT5 is ris	sing edge	0: Clear	00: TB0IN0	pin input		
TB0MOD	source CLK	(Prohibit	1: Trigger e				\ \	disable		7		
	& mode	RMW)	Invert when	Invert when	0:Software		/ / .	1: Clear				
			capture to	match UC0		\ ' /	/ /	enable	11: ∮T16			
			capture	with timer	1:Undefined			1				
			register 1	register 1								
				_					7			
			TB0FF1C1	TB0EE1C0	TROCATA			TROFOT1	TR0EE0C1	TROFFOCO		
			1B011101		1500111			A				
			1		7(0)) 	- 11//))		1		
TB0FFCR	16-bit	183H				• /	1./-					
	timer	timer	00: Invert									
	flip-flop	(Prohibit	01: Set				())					
	control	control RMW)	10: Clear				Invert when	Invert when				
			11: Don't ça	are		^			11: Don't ca	are		
			()						A harouro moo	d oo "11"		
			Always real	do III.				I BONGOI I/L.	Always lea	u as II.		
	16-bit	188H	(0)	^		11/~	_					
TB0RG0L	timer	(Prohibit))		, \\\	V					
	register 0L	RMW)			((///	Unde	efined					
	16-bit	189H			/ (:	// ·	_					
TB0RG0H	timer	(Prohibit				V	V					
	register 0H	RMW)		//		Unde	efined					
	16-bit	∕∕218AH				-	_					
TB0RG1L	timer	(Prohibit		^	\vee	V	V					
	register 1L	RMW)		~(()		Unde	efined					
A	16 bit	18BH		///		-	_					
TB0RG1H	timer	(Prohibit	. (V	V					
	register 1H	RMW)	2.((7)		Unde	efined					
			V? (\mathcal{L}								
TB0CP0L	Capture	18CH										
. 200. 02	register 0L											
ТВ0СР0Н	Capture											
1 BOOF OIT	register 0H	18DH										
TDOCE	Capture	40511										
TB0CP1L	register 1L	18EH										
						Unde	etined					
	Capture					=	=					
TB0CP1H	Capture register 1H		1			ı	R					
10001 111							efined					

16-bit timer (2/2)

(8-2) TMRB1

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB1RDE	_			I2TB1	TB1PRUN		TB1RUN
			R/	W			R/	•		R/W
	16-bit		0	0			0	<u></u>		0
TB1RUN	timer	190H		Always			IDLE2	TMRB1		Up
TB1RUN TB1MOD TB1FCR TB1RG0L TB1RG1L TB1RG1L	control		buffer 0: Disable	write "0"			0: Stop 1: Operate	prescaler		counter (UC12)
			1: Enable				r. Operate	0: Stop and	clear	(0012)
								1: Run (Co	unt up)	
			TB1CT1	TB1ET1	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0
			R/		W*			R/W	1	
	10.11		0 TB1FF1 Inv	0 ersion	1 Software	0 Capture tim	ing	0 Up counter	0 TMRB0 sou	0 rce clock
	16-bit timer	192H	trigger	CISIOII	capture	00: Disable		control	select	ICE CIOCK
TR1MOD	source		0: Trigger di		control	INT7 is ris			00: TB1IN0	pin input
TETWOE	CLK &	(Prohibit	1: Trigger e		0:Software capture	01: TB1IN0 ↑ INT7 is ris		disable 1: Clear	01: φT1 10: φT4	/
	mode	RMW)	Invert when	Invert when match UC12		10: TB1IN0 ↑		enable	11: φT16	
			capture to capture	with timer		INT7 is fa		0,6		
			register 1	register 1		11: TA1OUT TA1OUT			90/	
			J	Ŭ.		INT7 is ris			\triangleright	
			TB1FF1C1	TB1FF1C0	TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FF0C1	TB1FF0C0
			V	/ *		R/	W	>,~	W	/ *
	16-bit	193H	1	1	2(0)	0 version trigge	0 //))0	1	1
	timer flip-flop control	timer flip-flop (Prohibit	TB1FF1 co	ntrol		TB1FF0 Control 00: Invert				
ΓB1FFCR			00: Invert 0: Trigger disable 01: Set 01: Set 01: Set							
			10: Clear		Invert when	Invert when	Invert when	Invert when	10: Clear	
			11: Don't ca	are	the UC12 value is	the UC12 value is	the UC12 matches	the UC12 match with	11: Don't ca	are
			Always read	d as "11".	loaded in to	loaded in to	with	TB1RG0H/L.	Always read	d as "11".
	16-bit	198H			TB1CP1H/L.	TB1CP0H/L.	TB1RG1H/L.			
TB1RG0I	timer	(Prohibit		$\overline{}$			 V			
	register 0L	RMW)))		\rightarrow	fined			
	16-bit	199H				<u> </u>	=			
TB1RG0H	timer	(Prohibit				// v	٧			
	register 0H	RMW)			_//	Unde	efined			
	16-bit	19AH				-	=			
TB1RG1L	timer	(Prohibit					V			
	register 1L	RMW)		\wedge	*	Unde	efined			
TD450	16-bit	19BH	<	41		-	-			
I B1RG1H	timer register 1H	(Prohibit RMW)					V			
	register 111	KIVIVV)	2 ((1)		Unde	efined			
TR1CP0I	Capture	19CH	$\mathcal{A} \subset$			-	- २			
IBICFUL	register 0L	19011	$\langle \cdot \rangle$				efined			
							- IIIIeu			
TB1CP0H	Capture	19DH					₹			
	register 0H						efined			
	0 :						-			
TB1CP1L	Capture register 1L	19EH				F	₹			
	register TL					Unde	efined			
	Capture						-			
TB1CP1H	register 1H	19FH				F	₹			
	. 29.0.01 111		1			Unde	efined			

(9) UART/Serial chanel (1/2)

(9-1) UART/SIO Channel0

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC0BUF	channel 0	(Prohibit			R (F	Receiving)/W	(Transmiss	ion)		
	buffer	RMW)				Unde	fined		2/TB2 RB1/TB1 RB0/ 2/TB2 RB0/TB1 RB0/ 2/TB2 RB1/TB1 RB0/ 2/TB2 RB0/TB1 RB0/TB1/ 2/TB2 RB0/TB1 RB0/TB1/ 2/TB2 RB0/TB1/TB1/ 2/TB	
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R	W	R (Clea	red to 0 whe	en read)	R/	/W
	Serial		Undefined	0	0	0	0	0	0	0
SC0CR	channel 0	201H	Received	Parity	Parity		1: Error	77/	0: SCLK0↑	0: Baud rate
	control		data bit8	0: Odd	addition	Overrun	Parity	Framing	1: SCLK0↓	generator
				1: Even	0: Disable					input
					1: Enable					·
			TB8	CTSE	RXE	WU	SM1	/ SM0	SC1	SC0
				1	1	R/		1		1
			0	0	0	0	0	0	-	0
	Carial		Transmission	Handshake	Receive	Wakeup	Serial trans	smission	/ / /	nission clock
SC0MOD0	Serial	202H	data bit8	0: CTS disable	function 0: Receive	function 0: Disable	mode	rface mode		_
SCONIODO	channel 0 mode0			1: CTS	disable	1: Enable	01: 7-bit U	\wedge	0-/ //	_
				enable	1: Receive		10: 8-bit U			
					enable	, i	11: 9-bit U	ART mode		
						\supset	(0)	7	SCLK0	
			-	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
				41		/ R/	Ŵ			
	Baud rate		0	0	0	9	0	0	0	0
BR0CR	control	203H	Always	+ (16 – K)/16	00: φT0			Divided freq	uency setting	9
	CONTROL		write "0".	division	01: φT2		~//			
				0: Disable	10: φΤ8					
				1: Enable	11: φT32			1	1	
	Serial					1237	BR0K3	BR0K2	BR0K1	BR0K0
	channel 0					77/		R.	/W	
BR0ADD	K setting	204H			$\rightarrow \rightarrow$		0	0	0	0
	register))		Set frequer	ncy divisor K	
							(c	livided by N	+ (16 – K)/16	6).
			I2S0	FDPX0						
	Serial	^	R/	w \\						
SC0MOD1	channel 0	205H	0	0	2					
	mode1		IDLE2	Duplex						
	mode1		0: Stop	0: Half						
\wedge			1: Operate	1: Full						

9-2) IrDA

(9-2) IrDA		(
Symbol	Name	Address	7	6	5	4	3	2	1	0
			PLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD1	SIRWD1	SIRWD0
	·					F	R/W			
	IrDA		0	0	0	0	0	0	0	0
SIRCR	control	207H	Transmission	Receiving	Transmission	Receiving	Set the effective	e SIRRxD p	ulse width	
	register		pulse width	data	0: Disable	0: Disable	Pulse width mo	re than $2x \times$	(Set value +	1) + 100 ns
			0: 3/16	0: H pulse	1: Enable	1: Enable	Possible: 1 to 1	4		
			1: 1/16	1: L pulse			Not possible: 0	, 15		

TOSHIBA

UART/Serial chanel (2/2)

(9-3) UART/SIO Channel1

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	Serial	208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0	
SC1BUF	channel 1	(Prohibit			R (F	Receiving)/W	(Transmissi	ion)			
	buffer	RMW)				Unde	fined				
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC	
			R	R/	W	R (Clea	red to 0 whe	en read)	∑ R/	W	
	Serial		Undefined	0	0	0	0	0	0	0	
SC1CR	channel 1	209H	Received	Parity	Parity		1: Error	77/	0: SCLK0↑	0: Baud rate	
	control		data bit8	0: Odd	addition	Overrun	Parity	Framing	1: SCLK0↓	generator 1: SCLK1 pin	
				1: Even	0: Disable					input	
					1: Enable						
			TB8	CTSE	RXE	WU	SM1	/ SM0	SC1	SC0	
				i	i	R/		i .			
			0	0	0	0	0	0	4/0/	0	
	0 1		Transmissio			Wakeup	Serial transr	mission	Serial transr		
CC1MODO	Serial	20.411	n	0: CTS	function	function	mode	s (C	clock (UAR	,	
SC1MOD0	channel 1 mode		data bit8		0: Receive	0: Disable	00: I/O inte 01: 7-bit U/	/ \	(07.77		
				1: CTS	disable 1: Receive	1: Enable	10: 8-bit U/		01: Baud rate generator		
				enable	enable		11: 9-bit U		10: Internal		
					CHADIC				11: Externa	0.0	
						\supset	(0)	7	SCLK1	ii olook	
			=	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0	
				41		// R/			•	•	
	Doud roto		0	0	0	0	0	0	0	0	
BR1CR	Baud rate control	20BH	Always	+ (16 – K)/16	00: φT0		\// i	Divided frequ	uency setting	3	
	CONTROL		write "0".	division	01: φT2		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				
				0: Disable	10: φT8						
				1: Enable	11: ∮T32 ∠			_			
	Serial					16.7	BR1K3	BR1K2	BR1K1	BR1K0	
	channel 1		744			3		R	W		
BR1ADD	K setting	20CH			792		0	0	0	0	
	register)		Set frequen	cy divisor K		
	ŭ						(d	livided by N	+ (16 – K)/16	6).	
			J2S1	FDPX1							
	Serial	\wedge	R/	w \\							
SC1MOD1		20DH	0	0	5						
	mode 1		IDLE2	Duplex							
	moder	0:		0:\Half							
			1: Operate	1: Full							

(10) I²C bus/serial interface (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
		240H	BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0 /SWRMON	
		(I ² C bus		W		R/W		V	V	R/W	
		mode)	0	0	0	0		0	0	0/1	
		(Prohibit	Number of	transfer bits	l	Acknowledge		Setting for th	e devisor val	ue n	
		RMW)			0: 2	mode 0: Disable			1: 6 010:		
	Serial bus interface	,		00: 4 10 11: 7	1: 5	1: Enable			0: 9 101: 1: (Reserved		
SBI0CR1	control		SIOS	SIOINH	SIOM1	SIOM0		SCK2	SCK1	SCK0	
	register 1	240H	0.00	l .	W	O.O.IIIO			W	00110	
		(SIO	0	0	0	0	A H	// 0)	0	0	
		mode)	Transfer	Transfer	Transfer m	_	76	Setting for th		_	
		(Prohibit	0: Stop			nsmit mode			1:5 010:		
		RMW)	1: Start	1: Abort	10: 8-bit tra			-/	0: 8 101:	9	
		,			receive	mode ceived mode		110: 10 11	1: SCK pin		
			DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
SBI0DBR	SBI buffer	241H (Prohibit	DDI	DB0	_				DDI	DBU	
SPIODEK	register	RMW)			<u> </u>	R (Receiving)	^ · ~	SSION)			
		,	0.4.0	0.15	011	- \ \ / /	defined	011	1/04	41.0	
			SA6	SA5	SA4	SA3	SA2	SA1	SAO	ALS	
	I ² C bus	242H					W		,		
I2C0AR	address register	(Prohibit	0	0	0	0	0	0	0	0	
	register	RMW)				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	(Address recognition	
		,	Setting slave address								
					7()	>))		1: Disable	
			MST	TRX <	BB	PIN	AL/SBIM1	AAS/SBIM0	AD0/ SWRST1	LRB/ SWRST0	
					1		R/W		SWKSII	SWKSIU	
	Serial bus		0	0	0	1	Ø	0	0	0	
When	interface		0: Slave	0: Receiver	11 '	INTSBI	Arbitration	Slave	GENERAL	Lost receive	
read SBI0SR	status	0.401.1		1: Transmit	monitor	request	lost	address	CALL	bit monitor	
02.00.1	register	243H (I ² C bus	((0: Free	monitor	detection	match	detection	0: 0	
		mode)			1: Busy	0: Request	monitor	detection	monitor	1: 1	
		(D. 1313)	(0)	\wedge	_	1: Cancel	1: Detect	monitor	1: Detect		
		(Prohibit RMW)))	Start/stop		Serial bus in	1: Detect	Software res	ot gonorato	
		Killy		_	condition	$\langle \wedge \rangle$		ode selection			
When	Serial bus				generation))	00: Port mod	de		eset signal is	
write	interface control	///			0:Start		01: SIO mod		generated.		
SBI0CR2	register 2			<	condition		10: I2C bus				
	_	^	_		1:Stop condition		11: (Reserve	ea)			
		< .			201,011,011		SIOF/SBIM1	SEF/SBIM0	_	_	
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			A-					/W	Î	
				AT -			0	0	0	0	
When	Serial bus))					Transfer	Shift			
read	interface	243H /	> ((// ~			status	operation			
SBIOSR	status register	(SIO					monitor	status			
	103.0101	mode)	>				0:Stopped	monitor			
		(Prohibit	, ///					0:Stopped			
		RMW)					in process	1:Terminated in process			
	6	,					Serial bus in		Always	Always	
\//ha=	Serial							ode selection	,	write "0".	
When write	bus interface						00: Port mod				
SBI0CR2	control						01: SIO mod				
	register 2						10: I2C bus 11: (Reserve				
						1	i i. (Reserve	- u)	1		

I2C bus/serial interface (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
SBI0BR0	Serial bus Interface baud rate register 0	244⊓	- W 0 Always write "0".	I2SBI0 R/W 0 IDLE2 0: Abort						
	Serial bus	245H	P4EN V	1: Operate - V 0						
SBI0BR1	interface baud rate register 1	(Prohibit RMW)	Clock control 0: Stop 1: Operate	Always write "0".				>		

(11) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			EOCF	ADBF	-	-	ITM0	REPEAT	SCAN	ADS	
			F	₹			R	W			
	AD	2B0H	0	0	0	0	0	0	0	0	
ADMOD0	mode	20011	AD	AD	Always	Always	Interrupt	Repeat	Scan mode	AD	
	register 0		conversion	conversion	write 0	write 0	in repeat	mode	specification	conversion	
			end flag	burst flag			mode	specification	1: Scan	Star	
			1: End	1: Busy				1: Repeat	Y	1: Start	
			VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0	
			R/	W				//)) R/	W		
			0	0			0	0	0	0	
			VREF	IDLE2			AD	Input chan	nel		
			control	0: Abort			control	000: ANO A			
	AD		0: OFF	1:			1://				
ADMOD1	mode	2B1H	1: ON	Operate		41	Enable	4		,	
	register 1						for	1.7	$AN0 \rightarrow AN1$	\rightarrow AN2 \rightarrow	
						((//<	External	AN3			
							start	V .	/////		
					(\ ANG	
							/	· /	/		
					4		(AN7	1114 - 7 / 1110 ·	7/110 -7	
	AD result		ADR01	ADR00		5/	4			ADR0RF	
ADREG04L	register	2A0H	F	•			W			R	
	0/4 low		Unde	- 17		\checkmark	1	/		0	
	AD result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02	
ADREG04H	register	2A1H					2		<u> </u>		
	0/4 high					Unde	efined				
	AD result		ADR11	ADR10		7/				ADR1RF	
ADREG15L	register	2A2H	()			1				R	
	1/5 low		Unde	fined		1				0	
	AD result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12	
ADREG15H	register	2A3H				^	₹				
	1/5 high					Unde	efined				
	AD result		ADR21	ADR20						ADR2RF	
ADREG26L	register	2A4H	F	۲ 🔃	1					R	
	2/6 low		Unde	efined						0	
	AD result	<u> </u>	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
ADREG26H	register	2A5H		\bigcap			3				
	2/6 high		<	71			efined				
	AD result))	ADR31	ADR30						ADR3RF	
ADREG37L	register	2A6H	> (F	3						R	
	3/7 low		√> Unde	efined						0	
	AD result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32	
ADREG37H	register	2A7H	ADR39 ADR38				₹		•		
									11: AN1 AN0 → AN1 0: AN2 AN0 → AN1 → AN 1: AN3 AN0 → AN1 → AN 1: AN3 AN0 → AN5 0: AN4 AN4 1: AN5 AN4 → AN5 0: AN6 AN4 → AN5 → AN 1: AN7 AN4 → AN5 → AN 1: AN7 AN4 → AN5 → AN DR04 ADR03 AD DR04 ADR03 AD DR14 ADR13 AD DR24 ADR23 AD		

(12) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0			I2WDT	RESCR	=
			R/W						R/W	
	WDT		1	0	0			0	0	0
WDMOD	mode register	300H	WDT control 1: Enable	Select dete 00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS}	5 5			IDLE2 0: Stop 1: Operate	1: Internally connects WDL out to the reset pin	Always write 0
WDCR	WDT control	301H (Prohibit RMW)			B1H: WDT		V - 4EH: WD	T clear code)	

(13) Special timer for CLOCK

Symbol	Name	Address	7	6	5	47/	3	2 1	0
			-			TY		RTCSEL1 RTCSEL0	RTCRUN
			R/W		7	\mathcal{N}		RW	
	RTC		0		Ţ/	7]	0	0
RTCCR	control	310H	Always		4()			00: 2 ¹⁴ /fs	0: Stop &
	register		write "0".			·		01: 2 ¹³ /fs	clear
						~	(7/	10: 2 ¹² /fs	1: Count
							\\\	11: 2 ¹¹ /fs	

6. Port Section Equivalent Circuit Diagrams


· Reading the circuit diagrams

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.

STOP: This signal becomes active 1 when the HALT mode setting register is set to the STOP mode (SYSCR2<HALTM1:0> = "01") and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to "1", however STOP remains at "0".


- The input protection resistance ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0~AD7), P1 (AD8~AD15, A8~A15), P2 (A16~A23, A0~A7), P60, P64~P66, P70~P75, P80~P87, P91~P92, P94~P95, PA0~PA7




■ P30 (RD), P31 (WR)




■ P32~P37, P40~P43



■ P61 (SO/SDA), P62 (SI/SCL), P90 (TXD0), P93 (TXD1)



■ AM0~AM1



■ VREFH, VREFL



7. Points to Note and Restrictions

- (1) Notation
 - a. The notation for built-in I/O registers is as follows register symbol <Bit symbol>
 - e.g.) TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.
 - b. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET

3, (TA01RUN) ... Set bit3 of TA01RUN.

Example 2: INC

1, (100H) ... Increment the data at 100H.

• Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

 $\mathbf{E}\mathbf{X}$

(mem), R

Arithmetic operations

ADD (mem), R/#

ADC (mem), R/#

SUB (mem), R/#

SBC (mem), R/#

INC #3, (mem)

DEC #3, (mem)

Logic operations

AND (mem), R/#

OR (mem), R/#

XOR (mem), R/#

Bit manipulation operations

STCF #3/A, (mem)

RES #3, (mem)

SET #3, (mem)

CHG #3, (mem)

TSET #3, (mem)

Rotate and shift operations

RLC (mem)

RRC (mem)

RL (mem)

RR (mem)

SLA (mem)

SRA (mem)

SLL (mem)

SRL (mem)

RLD (mem)

RRD (mem)

fc, fs, fFPH, fSYS and one state

The clock frequency input on pins X1 and 2 is called fosch. The clock selected by DFMCR0<ACT1:0> is called fc.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYS.

One cycle of fsys is referred to as one state.

(2) Points of note

a. AM0 and AM1 pins

This pin is connected to the DVcc pin. Do not alter the level when the pin is active.

b. EMU0 and EMU1

Open pins.

c. Reserved address areas

The TMP91FY24 does not have any reserved areas.

d. HALT mode (IDLE1)

When IDLE1 mode (in which oscillator operation only occurs) is used, set RTCCR<RTCRUN> to 0 stop the Special timer for CLOCK before the HALT instructions is executed.

e. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

f. Programmable pull-up/pull-down resistances

The programmable pull-up/pull-down resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned on/off by a program.

The data registers (e.g., P6) are used to turn the pull-up/pull-down resistors ON/OFF. Consequently read-modify-write instructions are prohibited.

g. Bus release function

It is described note point in 3.5 "Port Function" that pin's conditions at bus release condition. Please refer that.

h. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.

i. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

i. CPU (Micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

k. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

l. POP SR instruction

Please execute the POP SR instruction during DI condition.

m. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts ($\overline{\text{NMI}}$, INT0 to INT4, INTRTC) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



8. Package Dimensions

LQFP100-P-1414-0.50F

Unit: mm

