

## Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="mailto:Fairchild\_questions@onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



February 1998 Revised June 2005

# 74VHC161284 IEEE 1284 Transceiver

## **General Description**

The VHC161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA). The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the  $\rm V_{CC}$  supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard LOW-drive CMOS outputs. The DIR input controls data flow on the  $A_1$ – $A_8/B_1$ – $B_8$  transceiver pins.

### **Features**


- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Replaces the function of two (2) 74ACT1284 devices
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the Peripheral and Host

# **Ordering Code:**


Ordering Number	Package Number	Package Description
74VHC161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74VHC161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# Logic Symbol



### **Connection Diagram**



© 2005 Fairchild Semiconductor Corporation

DS500098

# **Pin Descriptions**


Pin Names	Description			
HD	HIGH Drive Enable Input (Active HIGH)			
DIR	Direction Control Input			
A <sub>1</sub> -A <sub>8</sub>	Inputs or Outputs			
B <sub>1</sub> -B <sub>8</sub>	Inputs or Outputs			
A <sub>9</sub> -A <sub>13</sub>	Inputs			
Y <sub>9</sub> -Y <sub>13</sub>	Outputs			
A <sub>14</sub> -A <sub>17</sub>	Outputs			
C <sub>14</sub> –C <sub>17</sub>	Inputs			
PLH <sub>IN</sub>	Peripheral Logic HIGH Input			
PLH	Peripheral Logic HIGH Output			
HLH <sub>IN</sub>	Host Logic HIGH Input			
HLH	Host Logic HIGH Output			

# **Truth Table**

Inputs DIR HD		Outputs	
		Catpato	
L	L	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)	
		C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub>	
		PLH Open Drain Mode	
L	Н	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub>	
		C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub>	
Н	L	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> (Note 2)	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)	
		C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub>	
		PLH Open Drain Mode	
Н	Н	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub>	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub>	
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>	

Note 1: Y<sub>9</sub>–Y<sub>13</sub> Open Drain Outputs Note 2: B<sub>1</sub>–B<sub>8</sub> Open Drain Outputs

# Logic Diagram



### **Absolute Maximum Ratings**(Note 3) **Recommended Operating Conditions**

Supply Voltage

-0.5V to +7.0V $V_{CC}$ 

Input Voltage (V<sub>I</sub>) (Note 4)  $A_1$ - $A_{13}$ ,  $PLH_{IN}$ , DIR, HD-0.5V to  $V_{CC} + 0.5V$ B<sub>1</sub>-B<sub>8</sub>, C<sub>14</sub>-C<sub>17</sub>, HLH<sub>IN</sub> -0.5V to + 5.5V (DC) B<sub>1</sub>-B<sub>8</sub>, C<sub>14</sub>-C<sub>17</sub>, HLH<sub>IN</sub> -2.0V to + 7.0V \*

\*40 ns Transient

Output Voltage (V<sub>O</sub>)

-0.5V to  $V_{CC} + 0.5V$ A<sub>1</sub>-A<sub>8</sub>, A<sub>14</sub>-A<sub>17</sub>, HLH  $B_1-B_8, Y_9-Y_{13}, PLH$ -0.5V to +5.5V (DC) B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH -2.0V to +7.0V\*

\*40 ns Transient

DC Output Current (I<sub>O</sub>)

A<sub>1</sub>–A<sub>8</sub>, HLH ±25 mA ±50 mA B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub> PLH (Output LOW) 84 mA PLH (Output HIGH) -50 mA

Input Diode Current (I<sub>IK</sub>) (Note 4)

DIR, HD, A<sub>9</sub>-A<sub>13</sub>,

PLH, HLH, C<sub>14</sub>-C<sub>17</sub> -20 mA

Output Diode Current (I<sub>OK</sub>)

±50 mA  $A_1$ - $A_8$ ,  $A_{14}$ - $A_{17}$ , HLH -50 mA

 $B_1-B_8$ ,  $Y_9-Y_{13}$ , PLH DC Continuous  $V_{CC}$  or

**Ground Current** ±200 mA -65°C to + 150°C Storage Temperature

ESD (HBM) Last Passing

2000V Voltage

Supply Voltage

4.5V to 5.5V  $V_{\text{CC}}$ DC Input Voltage (V<sub>I</sub>) 0V to  $V_{CC}$ Open Drain Voltage (V<sub>O</sub>) 0V to 5.5V Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Note 3: Absolute Maximum continuos ratings are those values beyond which damage to the device may occur. Exposure to these indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter		(v)	$T_A = -40$ °C to +85°C Guaranteed Limits	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		3.0	-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Minimum HIGH Level Input Voltage	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 – 5.5	0.7 V <sub>CC</sub>		
		B <sub>n</sub>	4.5 – 5.5	2.0	V	
		C <sub>n</sub>	4.5 – 5.5	2.3	v	
		HLH <sub>IN</sub>	4.5 – 5.5	2.6		
V <sub>IL</sub>	Maximum LOW Level Input Voltage	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 – 5.5	0.3 V <sub>CC</sub>		
		B <sub>n</sub>	4.5 – 5.5	0.8	V	
		C <sub>n</sub>	4.5 – 5.5	0.8	v	
		HLH <sub>IN</sub>	4.5 – 5.5	1.6		
$\Delta VT$	Minimum Input Hysteresis	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 – 5.5	0.4		V <sub>T</sub> + –V <sub>T</sub>
		B <sub>n</sub>	4.5 – 5.5	0.4	V	$V_T^+ - V_T^-$
		C <sub>n</sub>	5.0	0.8		V <sub>T</sub> + –V <sub>T</sub> –
		HLH <sub>IN</sub>	5.0	0.3		V <sub>T</sub> + -V <sub>T</sub>
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	A <sub>n</sub> , HLH	4.5	4.4		I <sub>OH</sub> = -50 μA
			4.5	3.8	V	$I_{OH} = -8 \text{ mA}$
		B <sub>n</sub> , Y <sub>n</sub>	4.5	3.73	v	$I_{OH} = -14 \text{ mA}$
		PLH	4.5	4.45		$I_{OH} = -500 \mu A$

# DC Electrical Characteristics (Continued)

Symbol	Parameter			T <sub>A</sub> = -40°C to +85°C Guaranteed Limits	Units	Conditions
V <sub>OL</sub>	Maximum LOW Level Output Voltage	A <sub>n</sub> , HLH	4.5	0.1		I <sub>OL</sub> = 50 μA
			4.5	0.44	V	$I_{OL} = 8 \text{ mA}$
		B <sub>n</sub> , Y <sub>n</sub>	4.5	0.77	v	I <sub>OL</sub> = 14 mA
		PLH	4.5	0.7		$I_{OL} = 84 \text{ mA}$
RD	Maximum Output Impedance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	5.0	55	Ω	(Note 5)(Note 6)
	Minimum Output Impedance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	5.0	35	Ω	(Note 5)(Note 6)
RP	Maximum Pull-Up Resistance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub>	5.0	1650	Ω	
	Minimum Pull-Up Resistance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub>	5.0	1150	Ω	
I <sub>IH</sub>	Maximum Input Current in HIGH State	A <sub>9</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	1.0	μА	$V_I = 5.5V$
		C <sub>14</sub> -C <sub>17</sub>	5.5	100	μΑ	$V_I = 5.5V$
I <sub>IL</sub>	Maximum Input Current in LOW State	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	-1.0	μА	$V_I = 0.0V$
		C <sub>14</sub> -C <sub>17</sub>	5.5	-5.0	mA	$V_I = 0.0V$
l <sub>OZH</sub>	Maximum Output Disable Current	A <sub>1</sub> —A <sub>8</sub>	5.5	20	цΑ	V <sub>O</sub> = 5.5V
	(HIGH)	B <sub>1</sub> –B <sub>8</sub>	5.5	100	μΛ	$V_O = 5.5V$
I <sub>OZL</sub>	Maximum Output Disable Current	A <sub>1</sub> —A <sub>8</sub>	5.5	-20	μА	$V_O = 0.0V$
	(LOW)	B <sub>1</sub> –B <sub>8</sub>	5.5	-5.0	mA	
l <sub>OFF</sub>	Power Down Output Leakage	B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	0.0	100	μА	V <sub>O</sub> = 5.5V
l <sub>OFF</sub>	Power Down Input Leakage	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	100	μА	$V_I = 5.5V$
I <sub>OFF</sub> - I <sub>CC</sub>	Power Down Leakage to V <sub>CC</sub>		0.0	250	μА	(Note 7)
I <sub>CC</sub>	Maximum Supply Current		5.5	70	mA	$V_I = V_{CC}$ or GND

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 7: Power-down leakage to  $V_{CC}$  is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>–B<sub>8</sub>,  $Y_9$ – $Y_{13}$ , PLH,  $C_{14}$ – $C_{17}$  and HLH $_{IN}$  to 5.5V and measuring the resulting  $I_{CC}$ .

Note 6: This parameter is guaranteed but not tested, characterized only.

# **AC Electrical Characteristics**

			0°C to +85°C		Figure Number
Symbol	Parameter	V <sub>CC</sub> =	V <sub>CC</sub> = 4.5V - 5.5V		
		Min	Max		
t <sub>PHL</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	30.0	ns	Figure 3
t <sub>PHL</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	30.0	ns	Figure 3
t <sub>SKEW</sub>	LH-LH or HL-HL		6.0	ns	(Note 9)
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
t <sub>PHZ</sub>	Output Disable Time	2.0	18.0	ns	Figure 7
$t_{PLZ}$	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	18.0		
t <sub>PZH</sub>	Output Enable Time	2.0	25.0		F
t <sub>PZL</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	25.0	ns	Figure 8
t <sub>PHZ</sub>	Output Disable Time	2.0	25.0		Fi
$t_{PLZ}$	DIR to B <sub>1</sub> -B <sub>8</sub>	2.0	25.0	ns	Figure 9
t <sub>pEN</sub>	Output Enable Time		20.0		F: 0
	HD to B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	2.0	28.0	ns	Figure 2
t <sub>pDis</sub>	Output Disable Time		00.0		F: 0
•	HD to B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	2.0	28.0	ns	Figure 2
t <sub>pEn</sub> -t <sub>pDis</sub>	Output Enable-Output Disable		20.0	ns	
t <sub>SLEW</sub>	Output Slew Rate				
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	.,,	Figure 5
t <sub>PHL</sub>		0.05	0.40	V/ns	Figure 4
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub>		120		Figure 6
	B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> (Note 8)		120	ns	(Note 10)

Note 8: Open Drain

Note 9: t<sub>SKEW</sub> is measured for common edge output transitions and compares the measured propagation delay for a given path type.

(i)  $A_1 \! - \! A_8$  to  $B_1 \! - \! B_8,\, A_9 \! - \! Y_{13}$  to  $Y_9 \! - \! Y_{13}$ 

(ii) B<sub>1</sub>-B<sub>8</sub> to A<sub>1</sub>-A<sub>8</sub>

(iii)  $C_{14}$ – $C_{17}$  to  $A_{14}$ – $A_{17}$ 


Note 10: This parameter is guaranteed but not tested, characterized only.


# Capacitance (Note 11)

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	5	pF	$V_{CC} = 0.0V$ (HD, DIR, $A_9$ — $A_{13}$ , $C_{14}$ — $C_{17}$ , PLH <sub>IN</sub> and HLH <sub>IN</sub> )
C <sub>I/O</sub>	I/O Pin Capacitance	12	pF	$V_{CC} = 3.3V$

Note 11: Capacitance is measured at frequency = 1 MHz.

AC Loading and Waveforms Pulse Generator for all pulses: Rate  $\leq 1.0$  MHz; Z<sub>O</sub>  $\leq 50\Omega$ ; t<sub>f</sub>  $\leq 2.5$  ns, t<sub>f</sub>  $\leq 2.5$  ns.









FIGURE 1. Part A to B and A to Y Propagation Delay Load and Waveforms







FIGURE 2. Port A to B and a to Y Output Waveforms






FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms

# 

FIGURE 4. Port A to B and A to Y HL Slew Test Load and Waveforms




FIGURE 5. Part A to b and A to Y LH Slew Test Load and Waveforms








FIGURE 6.  $t_{RISE}$  and  $t_{FALL}$  Test Load and Waveforms for Open Drain Outputs  $A_1\!-\!A_8$  to  $B_1\!-\!B_8,\,A_9\!-\!A_{13}$  to  $Y_9\!-\!Y_{13}$ 









# 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com