**MARKING** 



# **ESD Protection Diode**

# Low Capacitance ESD Protection Diode for High Speed Data Line

# **ESD7361, SZESD7361**

The ESD7361 Series ESD protection diodes are designed to protect high speed data lines from ESD. Ultra-low capacitance make this device an ideal solution for protecting voltage sensitive high speed data lines.

#### **Features**

- Low Capacitance (0.55 pF Max, I/O to GND)
- Protection for the Following IEC Standards:
  - ♦ IEC61000-4-2 (ESD): Level 4 ±15 kV Contact
  - ◆ IEC61000-4-4 (EFT): 40 A -5/50 ns
  - IEC61000-4-5 (Lightning): 1 A (8/20 μs)
- ISO 10605 (ESD) 330 pF/2 k $\Omega$  ±15 kV Contact
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


# **Typical Applications**

- · Wireless Charger
- Near Field Communications

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD) ISO 10605 330 pF/2 kΩ Contact (ESD)	ESD ESD ESD	±15 ±15 ±15	kV kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



### **ORDERING INFORMATION**


See detailed ordering and shipping information on page 6 of this data sheet.

## **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current
V <sub>C</sub>	Clamping Voltage @ I <sub>PP</sub>
V <sub>RWM</sub>	Working Peak Reverse Voltage
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>
$V_{BR}$	Breakdown Voltage @ I <sub>T</sub>
I <sub>T</sub>	Test Current

<sup>\*</sup>See Application Note AND8308/D for detailed explanations of datasheet parameters.



# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	$V_{RWM}$			5	16	٧
Breakdown Voltage	$V_{BR}$	I <sub>T</sub> = 1 mA; pin 1 to pin 2	16.5			٧
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5.0 V V <sub>RWM</sub> = 15 V		<1 20	1000 1000	nA nA
Clamping Voltage (Note 2)	V <sub>C</sub>	Ipp = 8 A		31		V
Clamping Voltage (Note 2)	V <sub>C</sub>	Ipp = 16 A		34		V
Junction Capacitance	CJ	V <sub>R</sub> = 0 V, f = 1 MHz V <sub>R</sub> = 0 V, f < 1 GHz			0.55 0.55	pF
Dynamic Resistance	R <sub>DYN</sub>	TLP Pulse		0.735		Ω
Insertion Loss		f = 1 MHz f = 5 GHz		0.01 2		dB

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 1. For test procedure see Figures 9 and 10 and application note AND8307/D.
- 2. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions:  $Z_0 = 50 \Omega$ ,  $t_p = 100$  ns,  $t_r = 4$  ns, averaging window;  $t_1 = 30$  ns to  $t_2 = 60$  ns.




Figure 1. Typical IV Characteristics

Figure 2. Typical CV Characteristics




Figure 3. Typical Insertion Loss ESD7361HT1G (SOD323)




Figure 4. Typical Capacitance Over Frequency ESD7361HT1G (SOD323)




Figure 5. Typical Insertion Loss ESD7361XV2T1G (SOD523)




Figure 6. Typical Capacitance Over Frequency ESD7361XV2T1G (SOD523)




Figure 7. Typical Insertion Loss ESD7361P2T5G (SOD923)




Figure 8. Typical Capacitance Over Frequency ESD7361P2T5G (SOD923)

#### IEC 61000-4-2 Spec.

	<del>-</del>			
Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 9. IEC61000-4-2 Spec




Figure 10. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

#### **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. **onsemi** has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how **onsemi** creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 11. Positive TLP I-V Curve

Figure 12. Negative TLP I-V Curve

NOTE: TLP parameter:  $Z_0 = 50 \ \Omega$ ,  $t_p = 100 \ ns$ ,  $t_r = 300 \ ps$ , averaging window:  $t_1 = 30 \ ns$  to  $t_2 = 60 \ ns$ .  $V_{IEC}$  is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000–4–2 waveform at  $t = 30 \ ns$  with 2 A/kV. See TLP description below for more information.

### Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 13. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 14 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 13. Simplified Schematic of a Typical TLP System




Figure 14. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>	
ESD7361HT1G	SOD-323	2000 / Tong & Dool	
SZESD7361HT1G*	(Pb-Free)	3000 / Tape & Reel	
ESD7361XV2T1G	SOD-523	2000 / Tarra & Basi	
SZESD7361XV2T1G*		3000 / Tape & Reel	
ESD7361XV2T5G	(Pb-Free)	0000 / Tarra 9 Dani	
SZESD7361XV2T5G*		8000 / Tape & Reel	
ESD7361P2T5G	SOD-923	2000 / Tong & Dool	
SZESD7361P2T5G*	(Pb-Free)	8000 / Tape & Reel	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP


Capable.






#### SOD-323 1.70x1.25x0.85 **CASE 477 ISSUE K**

**DATE 11 MAR 2024** 




#### NOTES:


- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS. LEAD THICKNESS SPECIFIED PER L/F DRAWING WITH 3. SOLDER PLATING.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  DIMENSION L IS MEASURE FROM END OF RADIUS.



TOP VIEW




DIM	MII	MILLIMETERS		
ויונע	MIN.	N□M.	MAX.	
Α	0.80	0.90	1.00	
A1	0.00	0.05	0.10	
A2	0.75	0.85	0.95	
A3	0.15 (REF)			
b	0.25	0.32	0.4	
C	0.09	0.12	0.18	
D	1.60	1.70	1.80	
E	1.15	1,25	1,35	
Н	2.30	2.50	2.70	
Ĺ	0.08			
L1	0.40 (REF)			



#### RECOMMENDED MOUNTING FOOTPRINT

\*For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques
Reference manual, SDLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code M = Date Code


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 2: NO POLARITY PIN 1. CATHODE (POLARITY BAND) 2. ANODE

DOCUMENT NUMBER:	98ASB17533C	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOD-323 1.70x1.25x0.85		PAGE 1 OF 1


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






### SOD-923 0.80x0.60x0.37 CASE 514AB ISSUE E

**DATE 08 FEB 2024** 




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. CONTROLLING DIMENSION: MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- DIMENSION L WILL NOT EXCEED 0.30mm.




MILLIMETERS				
DIM	MIN.	N□M.	MAX.	
Α	0.34	0.37	0.40	
b	0.15	0,20	0.25	
C	0.07	0.12	0.17	
D	0.75	0.80	0.85	
Ε	0.55	0,60	0,65	
Н	0.95	1.00	1.05	
L		0.19 REF	_	
L2	0.05	0.10	0.15	



# RECOMMENDED MOUNTING FUUTPRINT

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***



Χ = Specific Device Code = Date Code М

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

PIN 1. CATHODE (POLARITY BAND) NO POLARITY 2. ANODE

DOCUMENT NUMBER:	98AON23284D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOD-923 0.80x0.60x0.37	•	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales