

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

# www.infineon.com



# Spread Spectrum Clock Generator

#### **Features**

- 25 MHz to 100 MHz operating frequency range
- Nine different spread select options
- Accepts clock and crystal inputs
- Low power dissipation:
  56 mW at Fin = 25 MHz
  89 mW at Fin = 65 MHz
  139 mW at Fin = 100 MHz
- Frequency spread disable function

#### Center spread modulation

- Low cycle-to-cycle jitter
- 8-pin SOIC package
- Commercial and industrial temperature ranges

### Applications


- Desktop, notebook, and tablet PCs
- VGA controllers
- LCD panels and monitors
- Printers and multifunction devices (MFP)

#### Benefits

- Peak electromagnetic interference (EMI) reduction by 8 to 16 dB
- Fast time to market
- Cost reduction

#### **Functional Description**

For a complete list of related documentation, click here.



### Logic Block Diagram

**Cypress Semiconductor Corporation** Document Number: 38-07425 Rev. \*K 198 Champion Court
 San Jose, CA 95134-1709
 408-943-2600
 Revised April 24, 2020



### Contents


| Pinouts   | 3 |
|---|---|
| Pin Description                                   | 3 |
| General Description                               | 3 |
| Frequency and Spread% Selection (Center Spread) . | 4 |
| Tri-Level Logic                                   | 4 |
| SSCG Theory of Operation                          |   |
| EMI   |   |
| SSCG  | 5 |
| Modulation Rate                                   | 5 |
| CY25560 Application Schematic                     | 6 |
| Absolute Maximum Ratings                          | 7 |
| DC Electrical Characteristics                     |   |
| XIN/CLK DC Specifications                         | 7 |
| Electrical Timing Characteristics                 |   |
| Absolute Maximum Conditions                       |   |
| DC Electrical Characteristics                     |   |
|   |   |

| Electrical Timing Characteristics       | 8  |
|---|----|
| Thermal Resistance                      |    |
| Ordering Information                    | 9  |
| Ordering Code Definitions               |    |
| Package Drawing and Dimensions          | 10 |
| Acronyms                                |    |
| Document Conventions                    |    |
| Units of Measure                        |    |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information |    |
| Worldwide Sales and Design Support      | 13 |
| Products                                |    |
| PSoC <sup>®</sup> Solutions             |    |
| Cypress Developer Community             | 13 |
| Technical Support                       |    |



#### Pinouts

#### Figure 1. 8-pin SOIC pinout



### Pin Description

| Pin Number | Pin Name | Туре | Pin Description  |
|------------|----------|------|--|
| 1          | Xin/CLK  | I    | Clock or crystal connection input. See the Table on page 4 for input frequency range selection.  |
| 2          | VDD      | Р    | Positive power supply.   |
| 3          | GND      | Р    | Power supply ground.   |
| 4          | SSCLK    | 0    | Modulated clock output, that is the same frequency as the input clock or the crystal frequency.  |
| 5          | SSCC     | I    | Spread spectrum clock control (enable/disable) function. SSCG function is enabled when input is high and disabled when input is low. This pin is pulled high internally.   |
| 6          | S1       | I    | Tri-level logic input control pin used to select input frequency range and spread percent. See the Tri-Level Logic on page 4 for programming details. Pin 6 has an internal resistor divider network to $V_{DD}$ and $V_{SS}$ . See the Logic Block Diagram on page 1. |
| 7          | S0       | I    | Tri-level logic input control pin used to select input frequency range and spread percent. See the Tri-Level Logic on page 4 for programming details. Pin 7 has an internal resistor divider network to $V_{DD}$ and $V_{SS}$ . See the Logic Block Diagram on page 1. |
| 8          | Xout     | 0    | Oscillator output pin connected to crystal. Leave this pin unconnected if an external clock is used to drive xin/clk input (Pin 1).  |

#### General Description

The Cypress CY25560 is a spread spectrum clock generator (SSCG) IC used to reduce the EMI found in today's high-speed digital electronic systems.

The CY25560 uses Cypress's proprietary phase-locked loop (PLL) and spread spectrum clock (SSC) technology to synthesize and frequency modulate the input frequency of the reference clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies of clock (SSCLK) is greatly reduced.

This reduction in radiated energy can significantly reduce the cost of complying with regulatory requirements and time to market without degrading system performance.

The CY25560 is a very simple and versatile device to use. The frequency and spread% range is selected by programming S0 and S1 digital inputs. These inputs use three (3) logic states including High (H), Low (L), and Middle (M) logic levels to select

one of the nine available spread% ranges. See the Frequency and Spread% Selection (Center Spread) on page 4 for programming details.

CY25560 is optimized for SVGA (40 MHz) and XVGA (65 MHz) controller clocks and also suitable for applications where the frequency range is 25 MHz to 100 MHz.

A wide range of digitally selectable spread percentages is made possible by using three-level (High, Low, and Middle) logic at the S0 and S1 digital control inputs.

The output spread (frequency modulation) is symmetrically centered on the input frequency.

Spread spectrum clock control (SSCC) function enables or disables the frequency spread and is provided for easy comparison of system performance during EMI testing.

The CY25560 is available in an 8-pin SOIC package with 0 °C to 70 °C Commercial and -40 °C to 85 °C Industrial operating temperature ranges.




### Frequency and Spread% Selection (Center Spread)

| Input<br>Frequency<br>(MHz) | S1=M<br>S0=M<br>(%) | S1=M<br>S0=0<br>(%) | S1=1<br>S0=0<br>(%) | S1=0<br>S0=0<br>(%) | S1=0<br>S0=M<br>(%) | Select the<br>Frequency and<br>Center Spread % |
|-----------------------------|---------------------|---------------------|---------------------|---------------------|---------------------|--|
| 25 - 35                     | 4.3                 | 3.8                 | 3.4                 | 2.9                 | 2.8                 | desired and then                               |
| 35 – 40                     | 3.9                 | 3.5                 | 3.1                 | 2.5                 | 2.4                 | set S1, S0 as<br>indicated.                    |
| 40 – 45                     | 3.7                 | 3.3                 | 2.8                 | 2.4                 | 2.3                 |  |
| 45 – 50                     | 3.4                 | 3.1                 | 2.6                 | 2.2                 | 2.1                 |  |


25 – 50 MHz (Low Range)

#### 50 - 100 MHz (High Range)



### Tri-Level Logic

With binary logic, four states can be programmed with two control lines, whereas three-level logic can program nine logic states using two control lines. Three-level logic in the CY25560 is implemented by defining a third logic state in addition to the standard logic '1' and '0'. Pins 6 and 7 of the CY25560 recognize a logic state by the voltage applied to their respective pin. These states are defined as '0' (Low), 'M' (Middle), and '1' (One). Each of these states have a defined voltage range that is interpreted by the CY25560 as a '0', 'M', or '1' logic state. See the DC Electrical Characteristics on page 7 for voltage ranges for each logic state. The CY25560 has two equal value resistor dividers connected internally to Pins 6 and 7 that produce the default 'M' (Middle) state if these pins are left unconnected (NC). Pins 6 and/or 7 can be tied directly to ground or V<sub>DD</sub> to program a logic '0' or '1' state, respectively.



#### Figure 2. Three-Level Logic Examples

#### SSCG Theory of Operation

The CY25560 is a PLL-type clock generator using a proprietary Cypress design. By precisely controlling the bandwidth of the output clock, the CY25560 becomes a low-EMI clock generator. The theory and detailed operation of the CY25560 is discussed in the following sections.

#### EMI


All digital clocks generate unwanted energy in their harmonics. Conventional digital clocks are square waves with a duty cycle that is very close to 50 percent. Because of this 50/50 duty cycle, digital clocks generate most of their harmonic energy in the odd harmonics, i.e., third, fifth, seventh, and so on. It is possible to reduce the amount of energy contained in the fundamental and odd harmonics by increasing the bandwidth of the fundamental clock frequency. Conventional digital clocks have a very high Q factor, that means that all of the energy at that frequency is



concentrated in a very narrow bandwidth, consequently, higher energy peaks. Regulatory agencies test electronic equipment by the amount of peak energy radiated from the equipment. By reducing the peak energy at the fundamental and harmonic frequencies, the equipment under test is able to satisfy agency requirements for EMI. Conventional methods of reducing EMI have been to use shielding, filtering, multilayer PCBs, and so on. The CY25560 uses the approach of reducing the peak energy in the clock by increasing the clock bandwidth, and lowering the Q factor.

#### SSCG

SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of change, both peak and cycle-to-cycle. The CY25560 takes a narrow band digital reference clock in the range of 25 to 100 MHz and produces a clock that sweeps between a controlled start and stop frequency and precise rate of change. To understand what happens to a clock when SSCG is applied, consider a 65 MHz clock with a 50 percent duty cycle. From a 65 MHz clock we know the following:



If this clock is applied to the Xin/CLK pin of CY25560, the output clock at Pin 4 (SSCLK) sweeps back and forth between two frequencies. These two frequencies, F1 and F2, are used to

calculate to total amount of spread or bandwidth applied to the reference clock at Pin 1. As the clock is making the transition from F1 to F2, the amount of time and sweep waveform play a very important role in the amount of EMI reduction realized from an SSCG clock.

The modulation domain analyzer is used to visualize the sweep waveform and sweep period. Figure 3 shows the modulation profile of a 65 MHz SSCG clock. Notice that the actual sweep waveform is not a simple sine or sawtooth waveform. Figure 3 also shows a scan of the same SSCG clock using a spectrum analyzer. In this scan you can see a 6.48 dB reduction in the peak RF energy when using the SSCG clock.

#### **Modulation Rate**

SSCGs utilize frequency modulation (FM) to distribute energy over a specific band of frequencies. The maximum frequency of the clock (Fmax) and minimum frequency of the clock (Fmin) determine this band of frequencies. The time required to transition from Fmin to Fmax and back to Fmin is the period of the Modulation Rate, Tmod. Modulation Rates of SSCG clocks are generally referred to in terms of frequency or Fmod = 1/Tmod.

The input clock frequency, Fin, and the internal divider count, Cdiv, determine the Modulation Rate. In some SSCG clock generators, the selected range determines the internal divider count. In other SSCG clocks, the internal divider count is fixed over the operating range of the device. The CY25560 has a fixed divider count of 1166.

Device Cdiv SM560 1166 (All Ranges) SM561 (All Ranges) 2332 Example: Device = SM560 65 MHz Fin = S1 = 1, S0 = M Range = Then: Modulation Rate = Fmod = 65 MHz/1166 = 55.8 kHz. Modulation Profile 66.9000M¥ Spectrum Analyzer BW = 2.46% -6 58 dB CENTER 65.ØØØ MHz 65.0000M¥ 63.1000MH CENTER 65.000 MHz SPAN 5.000 MHz SWP 20.0 msec -25.00 µs 0.00s 25.00µs RES BN 120 kHz VBW 300 kHz 5.000us/div 65.905MU Min 64.302MH Max Rate 55.98k4 Pk-Pk 1.603MH


Figure 3. SSCG Clock, CY25560, Fin = 65 MHz




### **CY25560 Application Schematic**

The schematic in Figure 4 demonstrates how the CY25560 is configured in a typical application. This application is shown as using a 30 MHz fundamental crystal. In most applications, an external reference clock is used. Apply the external clock signal at Xin (Pin 1) and leave Xout (Pin 8) unconnected (see Pin Description on page 3 for pin descriptions).

Contact Cypress if higher order crystal is to be used.







### **Absolute Maximum Ratings**

| Commercial Grade <sup>[1, 2]</sup>  |
|---|
| Supply Voltage (V_DD)–0.5 V to +6.0 V                                     |
| DC Input Voltage $\hdots -0.5 \mbox{ V to } \mbox{V}_{\mbox{DD}}$ + 0.5 V |

| Junction Temperature           | –40 °C to +140 °C |
|--------------------------------|-------------------|
| Operating Temperature          | 0 °C to 70 °C     |
| Storage Temperature            | –65 °C to +150 °C |
| Static Discharge Voltage (ESD) | 2,000 V-Min       |

#### **DC Electrical Characteristics**

 $V_{DD}$  = 3.3 V ± 10%, T = 0 °C to 70 °C and  $C_L$  (Pin 4) = 15 pF, Unless Otherwise Noted

|                  | <b>-</b> ·           | , .                         |                      |                        |                      |      |
|------------------|----------------------|-----------------------------|----------------------|------------------------|----------------------|------|
| Parameter        | Description          | Conditions                  | Min                  | Тур                    | Мах                  | Unit |
| V <sub>DD</sub>  | Power supply range   | ±10%                        | 2.97                 | 3.3                    | 3.63                 | V    |
| V <sub>IH</sub>  | Input high voltage   | S0 and S1 only              | $0.85 \times V_{DD}$ | V <sub>DD</sub>        | V <sub>DD</sub>      | V    |
| V <sub>IM</sub>  | Input middle voltage | S0 and S1 only              | $0.40 \times V_{DD}$ | 0.50 × V <sub>DD</sub> | $0.60 \times V_{DD}$ | V    |
| V <sub>IL</sub>  | Input low voltage    | S0 and S1 only              | 0.0                  | 0.0                    | $0.15 \times V_{DD}$ | V    |
| V <sub>OH</sub>  | Output high voltage  | I <sub>OH</sub> = 6 mA      | 2.4                  | _                      | _                    | V    |
| V <sub>OL</sub>  | Output low voltage   | I <sub>OH</sub> = 6 mA      | -                    | -                      | 0.4                  | V    |
| C <sub>in1</sub> | Input capacitance    | Xin/CLK (Pin 1)             | 3                    | 4                      | 5                    | pF   |
| C <sub>in2</sub> | Input capacitance    | Xout (Pin 8)                | 6                    | 8                      | 10                   | pF   |
| C <sub>in2</sub> | Input capacitance    | S0, S1, SSCC (Pins 7, 6, 5) | 3                    | 4                      | 5                    | pF   |
| I <sub>DD1</sub> | Power supply current | FIN = 25 MHz, CL = 0        | -                    | 17                     | 23                   | mA   |
| I <sub>DD2</sub> | Power supply current | FIN = 65 MHz, CL = 0        | -                    | 27                     | 41                   | mA   |
| I <sub>DD3</sub> | Power supply current | FIN = 100 MHz, CL = 0       | -                    | 42                     | 59                   | mA   |

# X<sub>IN</sub>/CLK DC Specifications

| Parameter | Description  | Conditions         | Min | Max | Units                |
|-----------|--|--------------------|-----|-----|----------------------|
|           | Input high voltage,<br>X <sub>IN</sub> Clock Input | F <u>≤</u> 100 MHz | 80  | -   | % of V <sub>DD</sub> |
|           | Input low voltage,<br>X <sub>IN</sub> Clock Input  |                    | -   | 15  | % of V <sub>DD</sub> |

### **Electrical Timing Characteristics**

 $V_{DD}$  = 3.3 V ± 10%, T = 0 °C to 70 °C and C<sub>L</sub> (Pin 4) = 15 pF, Unless Otherwise Noted

| Parameter          | Description                 | Conditions                     | Min | Тур | Max | Unit |
|--------------------|-----------------------------|--------------------------------|-----|-----|-----|------|
| I <sub>CLKFR</sub> | Input clock frequency range | V <sub>DD</sub> = 3.30 V       | 25  | -   | 100 | MHz  |
| t <sub>F</sub>     | Clock rise time (Pin 4)     | SSCLK at 0.4 V–2.4 V           | 1.0 | 1.8 | 2.8 | ns   |
| t <sub>R</sub>     | Clock fall time (Pin 4)     | SSCLK at 0.4 V–2.4 V           | 1.0 | 1.8 | 2.8 | ns   |
| D <sub>TYin</sub>  | Input clock duty cycle      | XIN/CLK (Pin 1)                | 25  | 50  | 75  | %    |
| D <sub>TYout</sub> | Output clock duty cycle     | SSCLK (Pin 4)                  | 45  | 50  | 55  | %    |
| J <sub>CC1</sub>   | Cycle-to-cycle jitter       | Fin = 25 MHz–50 MHz, SSCC = 1  | _   | 150 | 300 | ps   |
| J <sub>CC2</sub>   | Cycle-to-cycle jitter       | Fin = 50 MHz–100 MHz, SSCC = 1 | _   | 130 | 200 | ps   |

Notes

Operation at any Absolute Maximum Rating is not implied.
 Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power-up.



### **Absolute Maximum Conditions**

| Industrial Grade <sup>[3, 4]</sup>       |                      |
|--|----------------------|
| Supply Voltage (V <sub>DD</sub> )0.5 V t | o +6.0 V             |
| DC Input Voltage0.5 V to $\rm V_{\rm D}$ | <sub>DD</sub> +0.5 V |

#### **DC Electrical Characteristics**

 $V_{DD}$  = 3.3 V ± 10%, T= –40 °C to 85 °C and  $C_L$  (Pin 4) = 15 pF, Unless Otherwise Noted

| Parameter        | Description          | Conditions                  | Min                    | Тур                  | Max                    | Unit |
|------------------|----------------------|-----------------------------|------------------------|----------------------|------------------------|------|
| V <sub>DD</sub>  | Power supply range   | ±10%                        | 2.97                   | 3.3                  | 3.63                   | V    |
| V <sub>IH</sub>  | Input high voltage   | S0 and S1 only              | 0.85 × V <sub>DD</sub> | V <sub>DD</sub>      | V <sub>DD</sub>        | V    |
| V <sub>IM</sub>  | Input middle voltage | S0 and S1 only              | 0.40 × V <sub>DD</sub> | $0.50 \times V_{DD}$ | $0.60 \times V_{DD}$   | V    |
| V <sub>IL</sub>  | Input low voltage    | S0 and S1 only              | 0.0                    | 0.0                  | 0.15 × V <sub>DD</sub> | V    |
| V <sub>OH</sub>  | Output high voltage  | I <sub>OH</sub> = 6 mA      | 2.2                    | -                    | -                      | V    |
| V <sub>OL</sub>  | Output low voltage   | I <sub>OH</sub> = 6 mA      | -                      | -                    | 0.4                    | V    |
| C <sub>in1</sub> | Input capacitance    | Xin/CLK (Pin 1)             | 3                      | 4                    | 5                      | pF   |
| C <sub>in2</sub> | Input capacitance    | Xout (Pin 8)                | 6                      | 8                    | 10                     | pF   |
| C <sub>in2</sub> | Input capacitance    | S0, S1, SSCC (Pins 7, 6, 5) | 3                      | 4                    | 5                      | pF   |
| I <sub>DD1</sub> | Power supply current | FIN = 25 MHz, CL= 0         | -                      | 17                   | 24                     | mA   |
| I <sub>DD2</sub> | Power supply current | FIN = 65 MHz, CL= 0         | -                      | 27                   | 41                     | mA   |
| I <sub>DD3</sub> | Power supply current | FIN = 100 MHz, CL= 0        | -                      | 42                   | 61                     | mA   |

### **Electrical Timing Characteristics**

 $V_{DD}$  = 3.3 V ± 10%, T= -40 °C to 85 °C and C<sub>L</sub> (Pin 4) = 15 pF, Unless Otherwise Noted

| Parameter          | Description                 | Conditions                     | Min | Тур | Max | Unit |
|--------------------|-----------------------------|--------------------------------|-----|-----|-----|------|
| I <sub>CLKFR</sub> | Input clock frequency range | V <sub>DD</sub> = 3.30 V       | 25  | -   | 100 | MHz  |
| t <sub>F</sub>     | Clock rise time (Pin 4)     | SSCLK at 0.4 V–2.4 V           | 1.0 | 1.8 | 3.0 | ns   |
| t <sub>R</sub>     | Clock fall time (Pin 4)     | SSCLK at 0.4 V–2.4 V           | 1.0 | 1.8 | 3.0 | ns   |
| D <sub>TYin</sub>  | Input clock duty cycle      | XIN/CLK (Pin 1)                | 25  | 50  | 75  | %    |
| D <sub>TYout</sub> | Output clock duty cycle     | SSCLK (Pin 4)                  | 45  | 50  | 55  | %    |
| J <sub>CC1</sub>   | Cycle-to-cycle jitter       | Fin = 25 MHz–50 MHz, SSCC = 1  | _   | 150 | 300 | ps   |
| J <sub>CC2</sub>   | Cycle-to-cycle jitter       | Fin = 50 MHz–100 MHz, SSCC = 1 | -   | 130 | 200 | ps   |

### **Thermal Resistance**

| Parameter <sup>[5]</sup> | Description                              | Test Conditions   | 8-pin SOIC | Unit |
|--------------------------|--|---|------------|------|
| $\theta_{JA}$            | 0  | Test conditions follow standard test methods and procedures for measuring thermal impedance, in | 131        | °C/W |
| θ <sub>JC</sub>          | Thermal resistance<br>(junction to case) | accordance with EIA/JESD51.   | 41         | °C/W |

Notes

- Operation at any Absolute Maximum Rating is not implied.
  Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power-up.
  These parameters are guaranteed by design and are not tested.


Document Number: 38-07425 Rev. \*K



### **Ordering Information**

| Part Number | Package Type               | Product Flow                |
|-------------|----------------------------|-----------------------------|
| Pb-free     |                            |                             |
| CY25560SXC  | 8-pin SOIC                 | Commercial, 0 °C to 70 °C   |
| CY25560SXCT | 8-pin SOIC – Tape and Reel | Commercial, 0 °C to 70 °C   |
| CY25560SXI  | 8-pin SOIC                 | Industrial, –40 °C to 85 °C |
| CY25560SXIT | 8-pin SOIC – Tape and Reel | Industrial, –40 °C to 85 °C |

#### **Ordering Code Definitions**







#### **Package Drawing and Dimensions**

Figure 5. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066

- 1. DIMENSIONS IN INCHES[MM] MIN. MAX.
- 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

| PART #  |               |
|---------|---------------|
| S08.15  | STANDARD PKG  |
| SZ08.15 | LEAD FREE PKG |
| SW8.15  | LEAD FREE PKG |







### Acronyms

| Acronym | Description                      |
|---------|----------------------------------|
| EMI     | Electromagnetic Interference     |
| ESD     | Electrostatic Discharge          |
| PLL     | Phase Locked Loop                |
| SOIC    | Small Outline Integrated Circuit |
| SSC     | Spread Spectrum Clock            |
| SSCG    | Spread Spectrum Clock Generator  |
| SVGA    | Super Video Graphics Array       |
| XVGA    | Extended Video Graphics Array    |

### **Document Conventions**

#### Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| MHz    | megahertz       |
| mA     | milliampere     |
| ns     | nanosecond      |
| %      | percent         |
| pF     | picofarad       |
| ps     | picosecond      |
| W      | watt            |



# **Document History Page**

| Revision | ECN     | Submission<br>Date | Description of Change  |
|----------|---------|--------------------|--|
| **       | 115261  | 06/12/02           | New data sheet.  |
| *A       | 119441  | 10/17/02           | Corrected the values in the Absolute Maximum Ratings to match the device.  |
| *B       | 122704  | 12/30/02           | Added power up requirements to maximum ratings information.  |
| *C       | 125549  | 05/15/03           | Added Industrial Temperature Range to the device.<br>Removed $V_{OL2}$ and $V_{OH2}$ spec in the DC specs table<br>Changed IDD Values from 11/17/25 typ and 14/22/34max to 17/27/42 typ and 23/41/59 ma<br>Changed T <sub>F</sub> /T <sub>R</sub> values from 1.3/1.3 typ and 1.6/1.6 max to 1.8/1.8 typ and 2.8/2.8 max in<br>the Electrical Char. table.<br>Changed J <sub>CC1/2</sub> values from 200/250 typ and 250/300 max to 150/130 typ to 300/200 max<br>in the Electrical Char. table.<br>Changed the low power dissipation from 36/56/82mW to 56/89/139mW respectively.<br>Changed the low cycle-to-cycle jitter from 195/175/100ps-typ to 450/225/150 ps-max |
| *D       | 314293  | See ECN            | Updated Ordering Information:<br>Added Pb-free devices.  |
| *E       | 2762435 | 09/11/09           | Updated SSCG Theory of Operation:<br>Updated SSCG:<br>Fixed the frequency in figure.<br>Updated Ordering Information:<br>Removed Pb devices.   |
| *F       | 2819309 | 12/01/09           | Minor change - updated revision number and corrected the document number at the beginning of this table.   |
| *G       | 3343531 | 08/12/2011         | Added Ordering Code Definitions.<br>Added Acronyms and Units of Measure.<br>Updated Package Drawing and Dimensions.  |
| ۴H       | 4511394 | 09/26/2014         | Added XIN/CLK DC Specifications.<br>Updated Package Drawing and Dimensions:<br>spec 51-85066 – Changed revision from *E to *F.<br>Updated to new template.<br>Completing Sunset Review.  |
| *        | 4586478 | 03/12/2014         | Updated Functional Description:<br>Added "For a complete list of related documentation, click here." at the end.   |
| *J       | 5270202 | 05/13/2016         | Updated SSCG Theory of Operation:<br>Updated SSCG:<br>Updated Figure 3.<br>Added Thermal Resistance.<br>Updated Package Drawing and Dimensions:<br>spec 51-85066 – Changed revision from *F to *H.<br>Updated to new template.   |
| *K       | 6866984 | 04/24/2020         | Updated Spec 51-85066 – Changed revision from *H to *I.<br>Updated to template.  |



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| Microcontrollers                                      | cypress.com/mcu        |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

#### PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2005-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or infimware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

#### Document Number: 38-07425 Rev. \*K PSoC Designer™ is a trademark and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation.

#### Revised April 24, 2020

Page 13 of 13

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. Downloaded from Arrow.com.