**Preferred Device** 

# **Power MOSFET** 5 A, 60 V, P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

#### **Features**

- Avalanche Energy Specified
- $\bullet \;\; I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Pb-Free Packages are Available

#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	± 15 ± 25	Vdc Vpk
$ \begin{array}{lll} \mbox{Drain Current} & -\mbox{ Continuous @ 25^{\circ}C} \\ -\mbox{ Continuous @ 100^{\circ}C} \\ -\mbox{ Single Pulse } (t_{p} \leq 10~\mu s) \end{array} $	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	5 4 18	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	40 0.27 2.1	W W/°C W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, Peak $I_L = 5$ Apk, $L = 10$ mH, $R_G = 25$ $\Omega$ )	E <sub>AS</sub>	125	mJ
Thermal Resistance Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	3.75 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. When surface mounted to an FR4 board using the minimum recommended pad size.
- 2. When surface mounted to an FR-4 board using the 0.5 sq in drain pad size.




## ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
60 V	340 m $\Omega$	5.0 A


#### P-Channel



#### MARKING DIAGRAM



DPAK CASE 369C STYLE 2



Y = Year

WW = Work Week

5P06V = Device Code

G = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MTD5P06V	DPAK	75 Units/Rail
MTD5P06VT4	DPAK	2500/Tape & Reel
MTD5P06VT4G	DPAK (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

**Preferred** devices are recommended choices for future use and best overall value.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		1	•	•	•	
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>				Vdc	
(V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)		60	61.2	- -	mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc)	4500	I <sub>DSS</sub>	_	_	10	μAdc
$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J})$			-	_	100	
Gate-Body Leakage Current (V <sub>GS</sub>	= ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc
ON CHARACTERISTICS (Note 3)			1	ı	ı	
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$		V <sub>GS(th)</sub>	2.0	2.8	4.0	Vdc
Threshold Temperature Coefficient	(Negative)		-	4.7	-	mV/°C
Static Drain-Source On-Resistance	e (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	-	0.34	0.45	Ω
Drain-Source On-Voltage		V <sub>DS(on)</sub>				Vdc
$(V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}, T_J)$	= 150°C)		_	_	2.7 2.6	
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.5 Adc)	9FS	1.5	3.6	_	Mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	367	510	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	140	200	
Transfer Capacitance	1 – 1.3 m. 12)	C <sub>rss</sub>	_	29	60	
SWITCHING CHARACTERISTICS	(Note 4)	•		•		•
Turn-On Delay Time		t <sub>d(on)</sub>	-	11	20	ns
Rise Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 5 Adc,	t <sub>r</sub>	-	26	50	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_G = 9.1 \Omega$	t <sub>d(off)</sub>	-	17	30	
Fall Time		t <sub>f</sub>	-	19	40	
Gate Charge		Q <sub>T</sub>	-	12	20	nC
(See Figure 8)		Q <sub>1</sub>	-	3.0	-	
	$(V_{DS} = 48 \text{ Vdc}, I_D = 5 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q <sub>2</sub>	-	5.0	-	
		$Q_3$	_	5.0	_	
SOURCE-DRAIN DIODE CHARAC	CTERISTICS	•				•
Forward On-Voltage	$(l_s = 5 Adc, V_{cs} = 0 Vdc)$	V <sub>SD</sub>			_	Vdc
	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		_	1.72 1.34	3.5	
Reverse Recovery Time		t <sub>rr</sub>	_	97	_	ns
,	$(I_0 = 5 \text{ Adc. } V_{00} = 0. \text{ Vdc.})$	t <sub>a</sub>	_	73	_	1
	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>b</sub>	_	24	_	1
Reverse Recovery Stored Charge	Q <sub>RR</sub>	_	0.42	_	μC	
INTERNAL PACKAGE INDUCTAN	CE	1	1	l .	l .	1
Internal Drain Inductance (Measured from the drain lead 0	L <sub>D</sub>	_	4.5	_	nH	
Internal Source Inductance (Measured from the source lead	LS	-	7.5	_	nH	

<sup>3.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperature.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 x R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$\begin{split} t_{d(on)} &= R_G \ C_{iss} \ In \ [V_{GG}/(V_{GG} - V_{GSP})] \\ t_{d(off)} &= R_G \ C_{iss} \ In \ (V_{GG}/V_{GSP}) \end{split}$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

<u>10</u>0

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_{\rm C}$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_p t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_{D}$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_{D}$  can safely be assumed to equal the values indicated.

#### **SAFE OPERATING AREA**




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform







#### DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


**DATE 12 AUG 2025** 








MILLIMETERS				
DIM	MIN NOM		MAX	
А	2.18	2.28	2.38	
A1	0.00		0.13	
b	0.63	0.76	0.89	
b2	0.72	0.93	1.14	
b3	4.57	5.02	5.46	
С	0.46	0.54	0.61	
c2	0.46	0.54	0.61	
D	5.97	6.10	6.22	
Е	6.35	6.54	6.73	
е	2.29 BSC			
Н	9.40 9.91 10.4		10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
L2	0.51 BSC			
L3	0.89	1.27		
L4			1.01	
Z	3.93			












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

#### NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
  BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT\*

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C ISSUE J

**DATE 12 AUG 2025** 

# GENERIC MARKING DIAGRAM\*



XXXXXX = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE		PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
<ol><li>COLLE</li></ol>	ECTOR	2. DRAIN	2. CATHODE	2. ANODE	2. ANODE
<ol><li>EMITT</li></ol>	ER	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>CATHODE</li></ol>
<ol><li>COLLE</li></ol>	ECTOR	<ol><li>DRAIN</li></ol>	4. CATHODE	4. ANODE	4. ANODE
STYLE 6:	STYLE 7:	: STYL	E 8: STYI	LE 9:	STYLE 10:

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales