

FAST CMOS OCTAL REGISTERED TRANSCEIVER

IDT29FCT52AT/CT


FEATURES:

- · A and C grades
- Low input and output leakage ≤1µA (max.)
- · CMOS power levels
- · True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V (typ.)
- · High Drive outputs (-15mA IOH, 64mA IOL)
- Meets or exceeds JEDEC standard 18 specifications
- · Power off disable outputs permit "live insertion"
- · Available in SOIC and QSOP packages

DESCRIPTION:

The IDT29FCT52T is an 8-bit registered transceiver built using an advanced dual metal CMOS technology. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-state output enable signals are provided for each register. Both A outputs and B outputs are guaranteed to sink 64mA.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

FEBRUARY 2006

PIN CONFIGURATION



SOIC/ QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	RM ⁽²⁾ Terminal Voltage with Respect to GND -0.5		V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by =0.5V unless otherwise noted.
- 2. All device terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

REGISTER FUNCTION TABLE (1)

(Applies to A or B Register)

	Inputs		Internal	
D	СР	CE	Q	Function
Χ	Χ	Н	NC	Hold Data
L	1	L	L	Load Data
Н	↑	L	Н	

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

NC = No Change

↑ = LOW-to-HIGH Transition

OUTPUT CONTROL (1)

	Internal		
ŌĒ	Q	Y-Outputs	Function
Н	Χ	Z	Disable Outputs
L	L	L	Enable Outputs
L	Н	Н	

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

PIN DESCRIPTION

Name	I/O	Description
A0-7	I/O	Eight bidirectional lines carrying the A Register inputs or B Register outputs.
B0-7	I/O	Eight bidirectional lines carrying the B Register inputs or A Register outputs.
CPA	I	Clock for the A Register. When $\overline{\text{CEA}}$ is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal.
CEA	I	Clock Enable for the A Register. When $\overline{\text{CEA}}$ is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When $\overline{\text{CEA}}$ is HIGH, the A Register holds its contents, regardless of CPA signal transitions.
ŌĒB	I	Output Enable for the A Register. When $\overline{\text{OEB}}$ is LOW, the A Register outputs are enabled onto the Bo-7 lines. When $\overline{\text{OEB}}$ is HIGH, the Bo-7 outputs are in the high-impedance state.
СРВ	I	Clock for the B Register. When $\overline{\text{CEB}}$ is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal.
CEB	I	Clock Enable for the B Register. When $\overline{\text{CEB}}$ is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When $\overline{\text{CEB}}$ is HIGH, the B Register holds its contents, regardless of CPB signal transitions.
ŌĒĀ	I	Output Enable for the B Register. When $\overline{\text{OEA}}$ is LOW, the B Register outputs are enabled onto the Ao-7 lines. When $\overline{\text{OEA}}$ is HIGH, the Ao-7 outputs are in the high-impedance state.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = $5.0V \pm 5\%$

Symbol	Parameter	Test Cond	ditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
lih	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lıL	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	_	_	±1	μA
lozh	High Impedance Output Current	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lozl	(3-State Output pins) ⁽⁴⁾		VI = 0.5V	_	_	±1	
lı	Input HIGH Current ⁽⁴⁾	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μA
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	_		_	200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.01	1	μA

OUTPUT DRIVE CHARACTERISTICS

Vон	Output HIGH Voltage	Vcc = Min	Iон = -8mA	2.4	3.3	_	V
		VIN = VIH or VIL	Iон = –15mA	2	3		
Vol	Output LOW Voltage	Vcc = Min	IoL = 64mA	_	0.3	0.55	V
		VIN = VIH or VIL					
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-60	-120	-225	mA
loff	Input/Output Power Off Leakage ⁽⁵⁾	Vcc = Max., Vin or Vo ≤ 4.5V		_	_	±1	μA

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is $\pm 5\mu A$ at TA = -55°C.
- 5. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	VCC = Max. $VIN = 3.4V^{(3)}$		_	0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OEA or OEB = GND One Input Togging 50% Duty Cycle	VIN = VCC VIN = GND	ı	0.15	0.25	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcP = 10MHz	VIN = VCC VIN = GND	_	1.5	3.5	mA
		50% Duty Cycle OEA or OEB = GND One Bit Togging at fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	2	5.5	
		Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	3.8	7.3 ⁽⁵⁾	
		OEA or OEB = GND Eight Bits Toggling at fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	6	16.3 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$
 - Icc = Quiescent Current
 - ΔIcc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - fi = Input Frequency
 - Ni = Number of Inputs at fi
- All currents are in milliamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			29FC	T52AT	29FCT	52CT	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplh	Propagation Delay	CL = 50pF	2	10	2	6.3	ns
t PHL	CPA, CPB to Ax, Bx	$RL = 500\Omega$					
tpzh	Output Enable Time		1.5	10.5	1.5	7	ns
tpzl	OEA or OEB to Ax, Bx						
tphz	Output Disable Time		1.5	10	1.5	6.5	ns
tPLZ	OEA or OEB to Ax, Bx						
tsu	Set-up Time, HIGH or LOW		2.5	_	2.5	_	ns
	Ax, Bx to CPA, CPB						
tн	Hold Time, HIGH or LOW		2	_	1.5	_	ns
	Ax, Bx to CPA, CPB						
tsu	Set-up Time, HIGH or LOW		3	_	3	_	ns
	CEA, CEB to CPA, CPB						
tн	Hold Time, HIGH or LOW		2	_	2	_	ns
	CEA, CEB to CPA, CPB						
tw	Clock Pulse Width HIGH or LOW ⁽³⁾		3	_	3	_	ns

NOTES:


- 1. See test circuit and waveforms.
- 3. This limit is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs

Octal Link



Set-Up, Hold, and Release Times



Propagation Delay


SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.






Enable and Disable Times

NOTES:

Octal Link

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION





CORPORATE HEADQUARTERS

4024 Silver Crook Valley Boad

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: logichelp@idt.com