

## STY105NM50N

# N-channel 500 V, 0.019 Ω typ., 110 A, MDmesh™ II Power MOSFET in a Max247 package

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

| Order code  | V <sub>DSS</sub><br>@T <sub>jMAX</sub> | R <sub>DS(on)</sub> max | I <sub>D</sub> |
|-------------|--|-------------------------|----------------|
| STY105NM50N | 550 V                                  | < 0.022 Ω               | 110 A          |

- Max247 worldwide best R<sub>DS(on)</sub>
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

#### **Applications**

• Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1. Device summary

| Order code  | Marking  | Package | Packaging |
|-------------|----------|---------|-----------|
| STY105NM50N | 105NM50N | Max247  | Tube      |

July 2013 Doc ID 022226 Rev 3 1/13

Contents STY105NM50N

## **Contents**

| 1 | Electrical ratings                      | . 3 |
|---|---|-----|
| 2 | Electrical characteristics              | . 4 |
|   | 2.1 Electrical characteristics (curves) | . 6 |
| 3 | Test circuits                           | . 8 |
| 4 | Package mechanical data                 | . 9 |
| 5 | Revision history                        | 12  |



STY105NM50N Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

| Symbol                         | Parameter   | Value       | Unit |
|--------------------------------|---|-------------|------|
| $V_{GS}$                       | Gate- source voltage                                  | ± 25        | V    |
| I <sub>D</sub>                 | Drain current (continuous) at T <sub>C</sub> = 25 °C  | 110         | Α    |
| I <sub>D</sub>                 | Drain current (continuous) at T <sub>C</sub> = 100 °C | 88          | Α    |
| I <sub>DM</sub> <sup>(1)</sup> | Drain current (pulsed)                                | 440         | Α    |
| P <sub>TOT</sub>               | Total dissipation at T <sub>C</sub> = 25 °C           | 625         | W    |
| dv/dt <sup>(2)</sup>           | Peak diode recovery voltage slope 15                  |             | V/ns |
| T <sub>stg</sub>               | Storage temperature                                   | - 55 to 150 | °C   |
| T <sub>j</sub>                 | Max. operating junction temperature                   | - 55 (0 150 | °C   |

<sup>1.</sup> Pulse width limited by safe operating area.

Table 3. Thermal data

| Symbol                | Parameter                               | Value | Unit |
|-----------------------|---|-------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case max    | 0.2   | °C/W |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient max | 30    | °C/W |

**Table 4. Avalanche characteriscics** 

| Symbol          | Parameter  | Value | Unit |
|-----------------|--|-------|------|
| I <sub>AR</sub> | Avalanche current, repetetive or not repetetive (pulse width limited by $T_{jmax}$ )   | 17    | Α    |
| E <sub>AS</sub> | Single pulse avalanche energy (starting $T_j$ =25 °C, $I_D$ = $I_{ar}$ , $V_{DD}$ =50) | 809   | mJ   |

<sup>2.</sup>  $I_{SD} \leq$  110 A, di/dt  $\leq$  400 A/ $\mu$ s,  $V_{DS}$  peak  $\leq$   $V_{(BR)DSS}$ ,  $V_{DD}$  = 80%  $V_{(BR)DSS}$ .

Electrical characteristics STY105NM50N

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5. On /off states

| Symbol               | Parameter  | Test conditions  | Min. | Тур.  | Max.      | Unit     |
|----------------------|--|--|------|-------|-----------|----------|
| V <sub>(BR)DSS</sub> | Drain-source<br>breakdown voltage<br>(V <sub>GS</sub> = 0) | I <sub>D</sub> = 1 mA  | 500  |       |           | V        |
| I <sub>DSS</sub>     | Zero gate voltage<br>drain current (V <sub>GS</sub> = 0)   | V <sub>DS</sub> = 500 V<br>V <sub>DS</sub> = 500 V, T <sub>C</sub> =125 °C |      |       | 10<br>150 | μA<br>μA |
| I <sub>GSS</sub>     | Gate-body leakage current (V <sub>DS</sub> = 0)            | V <sub>GS</sub> = ± 25 V   |      |       | ±100      | nA       |
| V <sub>GS(th)</sub>  | Gate threshold voltage                                     | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$                                       | 2    | 3     | 4         | V        |
| R <sub>DS(on)</sub>  | Static drain-source on-<br>resistance                      | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 52 A                              |      | 0.019 | 0.022     | Ω        |

Table 6. Dynamic

| Symbol                              | Parameter                     | Test conditions                                  | Min. | Тур. | Max. | Unit |
|-------------------------------------|-------------------------------|--|------|------|------|------|
| C <sub>iss</sub>                    | Input capacitance             |  | -    | 9600 | -    | pF   |
| C <sub>oss</sub>                    | Output capacitance            | V <sub>DS</sub> = 100 V, f = 1 MHz,              | -    | 500  | -    | pF   |
| C <sub>rss</sub>                    | Reverse transfer capacitance  | $V_{GS} = 0$                                     | -    | 22   | -    | pF   |
| C <sub>oss(eq)</sub> <sup>(1)</sup> | Equivalent output capacitance | V <sub>DS</sub> = 0 to 400 V V <sub>GS</sub> = 0 | -    | 1675 | -    | pF   |
| R <sub>G</sub>                      | Intrinsic gate resistance     | f = 1 MHz open drain                             | -    | 1.3  | -    | Ω    |
| Qg                                  | Total gate charge             | V <sub>DD</sub> = 400 V, I <sub>D</sub> = 110 A, | -    | 326  | -    | nC   |
| Q <sub>gs</sub>                     | Gate-source charge            | V <sub>GS</sub> = 10 V                           | -    | 40   | -    | nC   |
| Q <sub>gd</sub>                     | Gate-drain charge             | (see <i>Figure 15</i> )                          | -    | 180  | -    | nC   |

C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as Coss when V<sub>DS</sub> increases from 0 to 80% V<sub>DS</sub>



Table 7. Switching times

| Symbol              | Parameter           | Test conditions                                 | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t <sub>d(on)</sub>  | Turn-on delay time  | V <sub>DD</sub> = 250 V, I <sub>D</sub> = 55 A, | -    | 47   | -    | ns   |
| t <sub>r</sub>      | Rise time           | $R_G = 4.7 \Omega, V_{GS} = 10 V$               | -    | 88   | -    | ns   |
| t <sub>d(off)</sub> | Turn-off delay time | (see Figure 16)                                 | -    | 353  | -    | ns   |
| t <sub>f</sub>      | Fall time           | (see <i>Figure 19</i> )                         | -    | 70   | -    | ns   |

Table 8. Source drain diode

| Symbol                          | Parameter                     | Test conditions                                      | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| I <sub>SD</sub>                 | Source-drain current          |  |      |      | 110  | Α    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |  | -    |      | 440  | Α    |
| V <sub>SD</sub> (2)             | Forward on voltage            | I <sub>SD</sub> = 110 A, V <sub>GS</sub> = 0         | -    |      | 1.6  | V    |
| t <sub>rr</sub>                 | Reverse recovery time         | I <sub>SD</sub> = 55 A, di/dt = 100 A/μs             | -    | 552  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | V <sub>DD</sub> = 100 V                              | -    | 13.2 |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | (see Figure 16)                                      | -    | 48   |      | Α    |
| t <sub>rr</sub>                 | Reverse recovery time         | I <sub>SD</sub> = 55 A, di/dt = 100 A/μs             | -    | 672  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | $V_{DD} = 100 \text{ V}, T_j = 150 ^{\circ}\text{C}$ | -    | 19.5 |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | (see Figure 16)                                      | -    | 58   |      | Α    |

<sup>1.</sup> Pulse width limited by safe operating area.



<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%

Electrical characteristics STY105NM50N

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

AM14793v1

(A)

100

100

10 
100

Tj=150°C

Tc=25°C

Sinlge
pulse

Figure 3. Thermal impedance




Figure 4. Output characteristics

AM14794v1

(A) VGS=10V

7V

240

160

120

80

40

0

4 8 12 16 20 VDS(V)

Figure 5. Transfer characteristics




Figure 6. Normalized  $\mathrm{BV}_{\mathrm{DSS}}$  vs temperature





Figure 7. Static drain-source on-resistance



Doc ID 022226 Rev 3

Downloaded from Arrow.com.

Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations





Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on-resistance vs temperature








Figure 12. Source-drain diode forward vs temperature

Figure 13. Output capacitance stored energy





5

Test circuits STY105NM50N

#### 3 Test circuits

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclamped inductive load test circuit





Figure 18. Unclamped inductive waveform

Figure 19. Switching time waveform



8/13 Doc ID 022226 Rev 3

577

# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.



Table 9. Max247 mechanical data

| Dim.   |       | mm   |       |
|--------|-------|------|-------|
| Diiii. | Min.  | Тур. | Max.  |
| А      | 4.70  |      | 5.30  |
| A1     | 2.20  |      | 2.60  |
| b      | 1.00  |      | 1.40  |
| b1     | 2.00  |      | 2.40  |
| b2     | 3.00  |      | 3.40  |
| С      | 0.40  |      | 0.80  |
| D      | 19.70 |      | 20.30 |
| е      | 5.35  |      | 5.55  |
| E      | 15.30 |      | 15.90 |
| L      | 14.20 |      | 15.20 |
| L1     | 3.70  |      | 4.30  |

DIMENSIONS IN mm HEAT-SINK PLANE Gate D A1 *b1 b2* BACK VIEW 0094330\_Rev\_D

Figure 20. Max247 drawing



Revision history STY105NM50N

# 5 Revision history

Table 10. Document revision history

| Date        | Revision | Changes   |
|-------------|----------|---|
| 14-Sep-2011 | 1        | First release.  |
| 15-Nov-2012 | 2        | Document status promoted from preliminary to production data.  Added Section 2.1: Electrical characteristics (curves).  Minor text changes.     |
| 29-Jul-2013 | 3        | <ul> <li>Updated V<sub>(BR)DSS</sub> in <i>Table 5: On /off states</i>.</li> <li>Updated figures in <i>Section 3: Test circuits</i>.</li> </ul> |



12/13 Doc ID 022226 Rev 3

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 022226 Rev 3

13/13