
GeneSiCSEMICONDUCTOR

Silicon Carbide MOSFET N-Channel Enhancement Mode

 V_{DS} = 1200 V $R_{DS(ON)(Typ.)}$ = 40 mΩ $I_{D}(T_{C} = 100^{\circ}C)$ = 47 A

Features

- G3R™ (3rd Generation) Technology
- Low Temperature Coefficient of R_{DS(ON)}
- Lower Q_G and Smaller R_{G(INT)}
- Low Device Capacitances (Coss, Crss)
- LoRing[™] Electromagnetically Optimized Design
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}
- 100% Avalanche (UIL) Tested



Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Reduced Ringing
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Superior Robustness and System Reliability

Applications

- Solar Inverters
- EV/HEV Charging
- Motor Drives
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

Absolute Maximum Ratings (At T _C = 25°C Unless Otherwise Stated)								
Parameter	Symbol	Conditions	Values	Unit	Note			
Drain-Source Voltage	$V_{DS(max)}$	V_{GS} = 0 V, I_D = 100 μA	1200	V				
Gate-Source Voltage (Dynamic)	$V_{\text{GS(max)}}$		-10 / +22	V				
Gate-Source Voltage (Static)	V _{GS(op)-ON}	Recommended Operation	+15 to +18	V				
	$V_{GS(op)\text{-}OFF}$	neconfinenced operation	-5 to -3	V				
		T_C = 25°C, V_{GS} = -5 / +15 V	66					
Continuous Forward Current	I _D	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	47	Α	Fig. 15			
		$T_C = 135$ °C, $V_{GS} = -5 / +15 V$	34					
Pulsed Drain Current	$I_{D(pulse)}$	$t_P \le 3\mu s$, $D \le 1\%$, V_{GS} = 15 V, Note 1	150	Α	Fig. 14			
Power Dissipation	P_D	T _c = 25°C	330	W	Fig. 16			
Non-Repetitive Avalanche Energy	E _{AS}	L = 2.4 mH, I _{AS} = 17.5 A	374	mJ				
Operating and Storage Temperature	T_j , T_{stg}		-55 to 175	°C				

Thermal/Package Characteristics							
Parameter	Symbol	Symbol Conditions		Values			Note
Pal diffeter	Зунион	Conditions	Min.	Тур.	Max.	- Unit	Note
Thermal Resistance, Junction - Case	R _{thJC}				0.45	°C/W	Fig. 13
Weight	W _T			1.45		g	



Electrical Characteristics (At T _C = 25°C Unless Otherwise Stated)

Parameter	0 11		Values			11	
	Symbol	Conditions -	Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	V_{DSS}	V_{GS} = 0 V, I_D = 100 μA	1200			٧	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V		1		μA	
Gate Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = 22 V			100	nA	
		$V_{DS} = 0 \text{ V, } V_{GS} = -10 \text{ V}$			-100	IIA	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 18.0 \text{ mA}$	1.8	2.70		V	Fig. 9
	V GS(III)	$V_{DS} = V_{GS}$, $I_D = 18.0$ mA, $T_j = 175$ °C		2.05		v	
Transconductance	G fs	$V_{DS} = 10 \text{ V, } I_D = 35 \text{ A}$		16.1		S	Fig. 4
	yıs	$V_{DS} = 10 \text{ V, } I_D = 35 \text{ A, } T_j = 175 ^{\circ}\text{C}$		18.1			
Drain-Source On-State Resistance		$V_{GS} = 15 \text{ V, } I_D = 35 \text{ A}$		40			Fig. 5-8
	R _{DS(ON)}	$V_{GS} = 15 \text{ V}, I_D = 35 \text{ A}, T_j = 175 ^{\circ}\text{C}$		57		mΩ	
	T IDS(UN)	$V_{GS} = 18 \text{ V, } I_D = 35 \text{ A}$		34	4 5	11112	
		$V_{GS} = 18 \text{ V, } I_D = 35 \text{ A, } T_j = 175^{\circ}\text{C}$		50			
Input Capacitance	C _{iss}	V _{DS} = 800 V, V _{GS} = 0 V — f = 1 MHz, V _{AC} = 25mV		2897		_ _ pF	Fig. 11
Output Capacitance	Coss			88			
Reverse Transfer Capacitance	C _{rss}			7.1			
Coss Stored Energy	E _{oss}			34		μJ	Fig. 12
Coss Stored Charge	Q _{oss}			128		nC	
Effective Output Capacitance (Energy Related)	$C_{o(er)}$			106		F	Nata O
Effective Output Capacitance (Time Related)	C _{o(tr)}			160		pF	Note 2
Gate-Source Charge	Q _{gs}	$V_{DS} = 800 \text{ V}, V_{GS} = -5 / +15 \text{ V}$		29			Fig. 10
Gate-Drain Charge	Q _{gd}	I _D = 35 A		28		nC	
Total Gate Charge	Qg	Per IEC607478-4		88			
Internal Gate Resistance	R _{G(int)}	f = 1 MHz, V _{AC} = 25 mV		1.2		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	$T_i = 25^{\circ}\text{C}$, $V_{GS} = -5/+15\text{V}$, $R_{G(ext)} = 4 \Omega$, L =		238		1	Fig. 22,26
Turn-Off Switching Energy (Body Diode)	E _{Off}	40.0 μH, I _D = 35 A, V _{DD} = 800 V		66		· μJ	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 800 V, V _{GS} = -5/+15V R _{G(ext)} = 4 Ω, L = 40.0 μH, I _D = 35 A Timing relative to V _{DS} , Inductive load		27			Fig. 24
Rise Time	t _r			15			
Turn-Off Delay Time	t _{d(off)}			18		ns	
Fall Time	t _f	— Tilling relative to VDS, illuuctive load =		10			

Note 1: Pulse Width t_P Limited by $T_{j(max)}$

Note 2: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 800V. $C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 800V.



Reverse Diode Characteristics Values Symbol **Conditions** Parameter Unit Note Min. Max. Тур. V_{GS} = -5 V, I_{SD} = 17 A 4.8 **Diode Forward Voltage** $V_{SD} \\$ ٧ Fig. 17-18 $V_{GS} = -5 \text{ V, } I_{SD} = 17 \text{ A, } T_j = 175^{\circ}\text{C}$ 4.3 **Continuous Diode Forward Current** V_{GS} = -5 V, T_c = 100°C 29 ls Α **Diode Pulse Current** V_{GS} = -5 V, Note 1 116 Α I_{S(pulse)} Reverse Recovery Time 19 t_{rr} ns V_{GS} = -5 V, I_{SD} = 35 A, V_{R} = 800 V **Reverse Recovery Charge** 120 nC Q_{rr} $dif/dt = 1000 A/\mu s$, $T_i = 25$ °C Peak Reverse Recovery Current 5 Α I_{rrm} 29 **Reverse Recovery Time** t_{rr} ns $V_{GS} = -5 \text{ V, } I_{SD} = 35 \text{ A, } V_R = 800 \text{ V}$ Reverse Recovery Charge 300 Q_{rr} nC $dif/dt = 1000 A/\mu s$, $T_j = 175$ °C **Peak Reverse Recovery Current** 9 Α Irrm



Figure 1: Output Characteristics (T_i = 25°C)





Figure 2: Output Characteristics (T_j = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; l_D = 35 A$

Figure 6: On-State Resistance v/s Drain Current



 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15 V$

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_j)$; $t_P = 250 \ \mu s$; $I_D = 35 \ A$; $V_{GS} = 15 \ V$

Figure 8: On-State Resistance v/s Gate Voltage






Figure 9: Threshold Voltage Characteristics







Figure 10: Gate Charge Characteristics



 $I_D = 35 \text{ A}$; $V_{DS} = 800 \text{ V}$; $T_c = 25^{\circ}\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage






Figure 12: Output Capacitor Stored Energy











 $Z_{th,jc} = f(t_P,D); D = t_P/T$

Figure 14: Safe Operating Area ($T_c = 25$ °C)




 $I_D = f(V_{DS}, t_P); T_j \le 175^{\circ}C; D = 0$

Figure 15: Current De-rating Curve



 $V_{GS} = 15 \text{ V}; I_D = f(T_C); T_j \le 175^{\circ}C$

Figure 16: Power De-rating Curve



 $P_D = f(T_C); T_j \le 175^{\circ}C$



Figure 17: Body Diode Characteristics (T_j = 25°C)




Figure 18: Body Diode Characteristics (T_j = 175°C)




Figure 19: Third Quadrant Characteristics (T_j = 25°C)




Figure 20: Third Quadrant Characteristics (T_j = 175°C)








Figure 21: Inductive Switching Energy v/s Drain Current (V_{DD} = 600V)




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 4 \Omega$; $L = 40.0 \mu H$

Figure 22: Inductive Switching Energy v/s Drain Current $(V_{DD} = 800V)$




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 4 \Omega$; $L = 40.0 \mu H$

Figure 23: Inductive Switching Energy v/s $R_{G(ext)}$ ($V_{DD} = 800V$)



 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 35$ A; $L = 40.0 \mu H$


Figure 24: Switching Time v/s R_{G(ext)} (V_{DD} = 800V)




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 35$ A; $L = 40.0 \mu H$



Figure 25: Inductive Switching Energy v/s Temperature $(V_{DD} = 800V)$









Switching Time Circuit



Gate Charge Circuit VDS VDS D.U.T RLoad VDD IG(cont)





Same device as the D.U.T. VGS VGS D.U.T. RG






Switching Energy Circuit







Reverse Recovery Circuit



Reverse Recovery Waveform







NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.
- 3. THE SOURCE AND KELVIN-SOURCE PINS ARE NOT INTERCHANGABLE. THEIR EXCHANGE MIGHT LEAD TO MALFUNCTION.





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R40MT12J/G3R40MT12J_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R40MT12J/G3R40MT12J_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R40MT12J/G3R40MT12J_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/quality

Revision History

Rev 23/Feb: Updated with Most Recent Data

Supersedes: Rev 20/Jun, Rev 20/Aug, Rev 21/Jan, Rev 21/May



www.genesicsemi.com/sic-mosfet/



Rev 23/Feb