#### **Bi-CMOS IC**

# DC/DC Converter Controller Built-in 2-channels



http://onsemi.com

#### **Overview**

The LV5052V is a high efficiency DC/DC converter controller with 2-channels IC adopting a synchronous rectifying system. Incorporating numerous functions on a single chip with easy external setting, it can be used for a wide variety of applications. This device is optimal for use in internal power supply systems which are used in electronic devices, LCD-TVs, DVD recorders, etc.

#### **Functions**

- Step-down DC/DC converter controller with 2-channel
- Built-in input UVLO circuit, Over current detection function, soft-start/soft-stop function and Start-up delay circuit
- Built-in output voltage monitor function (Under voltage protection with power good and timer latch)
- 180 degree interleaving operation during 1-phase to 2-phase
- Synchronized operation is possible (Master-slave operation is possible when using plural devices)

#### **Specifications**

#### Absolute Maximum Ratings at Ta = 25°C

Parameter		Symbol Conditions		Ratings	Unit
Supp	oly voltage	V <sub>IN</sub>		18	V
Outp	out peak current	lout		±1.0	Α
Allov	vable power dissipation	Pd max	Mounted on a specified board *1	1.0	W
Ope	rating temperature	Topr		-20 to 85	°C
Stora	age temperature	Tstg		-55 to +150	°C
Allov	Allowable terminal voltage *2				
1	HDRV1,2, CBOOT1,2			25	V
2	Between HDRV1,2, CBOOT1,2 and SW1,2			6.5	V
3	V <sub>IN</sub> , ILIM1,2, RSNS1,2, SW1,2, PGOOD1,2			18	V
4	VLIN5, V <sub>DD</sub> , LDRV1,2			6.5	V
5	COMP1,2, FB1,2, SS1,2, UV_DELAY,TD1,2, CT, CLKO			VLIN5+0.3	V

<sup>\*1:</sup> Specified board: 114.3mm × 76.1mm ×1.6mm, glass epoxy board.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>\*2:</sup> The Allowable Terminal Voltage, the SGND+PGND pin becomes a standard except for No.2 of the allowable terminal voltage about No.2 of the allowable terminal voltage, the SW pin becomes a standard.

# Recommended Operating Condition at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>IN</sub>		9.4 to 16	V

# $\textbf{Electrical Characteristics} \ at \ Ta = 25^{\circ}C, \ V_{\cite{LN}} = 12V, \ Unless \ especially \ specified.$

Doromotor	Symbol Conditions	Conditions	Ratings			Unit
Parameter	Symbol Conditions		min	typ	max	Unit
System						
Reference voltage for comparing	V <sub>REF</sub>		0.838	0.840	0.848	V
Supply current 1	l <sub>CC</sub> 1	TD1,2 = 5V (Except for the Ciss charge)	4	6	8	mA
Supply current 2	I <sub>CC</sub> 2	TD1,2 = 0V	0.8	1.4	2.0	mA
5V supply voltage	VLIN5	IVIN5 = 0 to 10mA	5.10	5.30	5.50	V
Over-current sense comparator offset	V <sub>CL</sub> OS		-5		+5	mV
Over-current sense reference current source	lCL	V <sub>IN</sub> = 10 to 14V	75	85	95	μА
Soft start source current	I <sub>SS</sub> SC	TD = 5V	-1.8	-3.5	-7.0	μΑ
Soft start sink current	I <sub>SS</sub> SK	TD = 0V	0.2	1.0		mA
Soft start clamp voltage	V <sub>SS</sub> T0		1.2	1.6	2.0	V
UV_DELAY source current	I <sub>SC</sub> UVD	UV_DELAY = 2V	-4.3	-8.6	-17.2	μΑ
UV_DELAY sink current	I <sub>SK</sub> UVD	UV_DELAY = 2V	0.2	1.0		mA
UV_DELAY threshold voltage	V <sub>UVD</sub>		1.5	2.4	3.5	V
UV_DELAY operating voltage	V <sub>UVP</sub>	100% at VFBx = V <sub>REF</sub>	77	82	87	%
VUVP detection hysteresis	$\Delta V_{UVP}$			4		%
Over-voltage detection	V <sub>O</sub> VP	100% at VFBx = V <sub>REF</sub>	113	118	123	%
Output discharge transistor ON resistance	V <sub>SW</sub> ON		5	10	20	Ω
Output part						
CBOOT leakage current	ІСВООТ	VCBOOT = VSW + 6.5V			10	μА
HDRVx LDRVx source current	I <sub>SC</sub> DRV			1.0		Α
HDRVx LDRVx sink current	I <sub>SK</sub> DRV			1.0		Α
HDRVx lower ON resistance	R <sub>H</sub> DRV	I <sub>OUT</sub> = 500mA		1.5	2.5	Ω
LDRVx lower ON resistance	R <sub>L</sub> DRV	I <sub>OUT</sub> = 500mA		1.5	2.5	Ω
Synchronous ON prevention dead time 1	T <sub>dead</sub> 1	LDRV OFF→HDRV ON		50		ns
Synchronous ON prevention dead time 2	T <sub>dead</sub> 2	HDRV OFF→LDRV ON		120		ns
Oscillator						
Oscillation frequency	f <sub>osc</sub>	CT=130pF	280	330	380	kHz
Oscillation frequency range	f <sub>osc</sub> op		250		1100	kHz
Maximum ON duty	D <sub>ON</sub> max	CT=130pF	82			%
Minimum ON time T <sub>ON</sub> mi		CT=130pF		100		ns
Upper-side voltage saw- tooth wave	V <sub>saw</sub> H	f <sub>OSC</sub> =300kHz		2.75	3.2	V
Lower-side voltage saw-tooth wave	V <sub>saw</sub> L	f <sub>OSC</sub> =300kHz		1	1.2	V
ON time difference between CH1 to CH2	∆Tdead			5		%


Continued on next page.


#### Continued from preceding page.

<b>D</b>	Symbol	0 - 177	Ratings				
Parameter		Conditions	min	typ	max	Unit	
Error Amplifier		•					
Error amplifier input current	I <sub>FB</sub>		-200	-100	200	nA	
COMP pin source current	I <sub>COMP</sub> SC			-100	-18	μΑ	
COMP pin sink current	I <sub>COMP</sub> SK		18	100		μΑ	
Error amplifier gm	gm		500	700	900	umho	
Current detection amplifier gain	GISNS		5	6.4	7.8		
Logic output	Logic output						
Power Good low level source current	I <sub>pwrgd</sub> L	V <sub>PGOOD</sub> = 0.4V	0.5	1.0		mA	
Power Good high level leakage current	I <sub>pwrgd</sub> H	VPGOOD = 12V			10	μΑ	
TP pin threshold voltage	V <sub>ON</sub> TD	When the voltage of the TD pin rises	1.5	2.6	3.5	V	
TP pin high impedance voltage	V <sub>TD</sub> H	When V <sub>IN</sub> and VLIN5 pins are set to open	4.5	5.2	5.5	V	
TD pin charge source current	I <sub>TD</sub> SC		-1.8	-3.5	-7.0	μΑ	
TD pin discharge sink current	I <sub>TD</sub> SK		0.2	1.0		mA	
CLKO high level voltage	V <sub>CLKO</sub> H	I <sub>CLKO</sub> = 1mA	0.7V5LIN			V	
CLKO low level voltage	V <sub>CLKO</sub> L	I <sub>CLKO</sub> = 1mA			0.3V5LIN	V	
Protection function	•		•				
V <sub>IN</sub> UVLO Release voltage V <sub>UVLO</sub>			3.5	4.1	4.3	mA	
UVLO Hysteresis ΔV <sub>UVLO</sub>				0.4		μΑ	


# **Package Dimensions**

unit: mm (typ)






#### **Pin Assignment**



#### **Block Diagram**



# **Pin Functions**

Pin No.	Pin name	Description
1	V <sub>DD</sub>	Power supply pin for the gate drive of an external lower-side MOS-FET.  This pin is connected to the VLIN5 pin through a filter.
2	LDRV	The gate drive pin of an external lower-side MOS-FET of channel 1.  This pin has the signal input part for prevention of short-through of both the upper and lower MOS-FETs.
3	HDRV1	When the voltage of this pin becomes less than 1V, the HDRV pin is turned on.  The gate drive pin for an external upper side MOS-FET of channel 1.
4	SW1	This pin is connected with the switching node of channel 1.
7	SWI	A source of an external upper side MOSFET and a drain of an external lower side MOS-FET are connected with this pin. This pin becomes the return current path of the HDRV pin.  This pin is connected with a transistor drain of the discharge MOS-FET for SOFT STOP in the IC (typical $30\Omega$ ). Also, this pin has the signal output part for the short through prevention of both the upper and lower MOS-FETs. When this terminal voltage becomes 1V or less for PGND, the LDRV pin is turned on.
5	CBOOT1	The bootstrap capacity connection pin of channel 1.  The gate drive power of upper MOSFET is provided by this pin.  This pin is connected to the V <sub>DD</sub> pin through a diode and is connected to the SW pin through the bootstrap capacity.
6	VLIN5	The output pin of an internal regulator of 5V. the current is provided by the V <sub>IN</sub> pin.  Also, power supply of the control circuit in the IC is provided by this pin. Connect an output capacitor of 4.7µF between this pin and SGND. A regulator of 5V operates, even if the IC is in the standby state. This pin is monitored by an UVLO function and the IC starts by the voltage of 4.5V or more (the IC is off by the voltage of 4.0V or less.)
7	COMP1	The phase compensation pin of channel 1.  The output of an internal transformer conductance amplifier is connected.  Connect an external phase compensation circuit between this pin and SGND.
8	FB1	Feed back input pin of channel 1.  The minus terminal (-) of the trans conductance amplifier is connected.  The voltage generated when the output voltage was divided by a resistor is input into this pin.  The converter operates so that this pin becomes an internal reference voltage (V <sub>REF</sub> =0.8V).  Also, this pin is monitored by the comparators UVP and OVP.  When the voltage of this pin becomes less than 82% of the set voltage, the PGOOD pin is low level.  A timer of the UV_DELAY function operates. Also, when the voltage of this pin becomes more than 117% of the set voltage, the IC latches off.
9	RSNS1	Channel 1 side input pin of the over current detection comparator / the current detection amplifier.  To detect resistance, this pin is connected to the under side of a resistor for the current detection between the V <sub>IN</sub> pin and the DRAIN of the upper MOS-FET. Also, to use the ON resistance of MOS-FET for the current detection, connect this pin to the SOURCE of the upper MOS-FET. To prevent the common impedance of main current to the detection-voltage, this pin is connected by independent wiring.
10	ILIM	The pin to set the trip point for over current detection of channel 1. Since the SINK current source of $85\mu$ A (ILIM) is connected in the IC, the over-current detection voltage (ILIM × RLIM) is generated by connecting a resistor RLIM between this pin and the V <sub>IN</sub> pin. The over-current is detected by comparing the voltage between the V <sub>IN</sub> pin and the ILIM pin to the current detection resistance RSNS or both end voltage of the upper MOSFET.
11	TD	Start-up delay pin of channel 1.  The time until the IC starts after releasing POR is set by connecting a capacitor between this pin and SGND.  After releasing POR, an external capacitor is charged up by the constant current source of 3.5µA in the IC.  When this terminal voltage becomes 2.6V or more, The IC starts. Also, when this terminal voltage becomes 2.6V or less,  The IC becomes the standby state. If external capacitor is not connected, the IC instantly starts after releasing POR.
12	SS1	The pin to connect a capacitor for soft start of channel 1.  After releasing POR, when the voltage of the TD pin becomes 2.6V or more, the SS1 pin is charged by an internal constant current source of 3.5µA. Since this pin is connected to the positive (+) input of the transformer conductance amplifier, the ramp-up wave form of the SS pin becomes the ramp-up wave form of the output.  During POR operations and after the UV_DELAY time-out, the SS1 pin is discharged
13	PGOOD	The power good pin of channel 1. The open drain MOS-FET of the withstand of 28V is connected in the IC. When the output voltage of channel 1 is less than -13% for the setup voltage, the low level is output. This pin has hysteresis of about ( $V_{REF} \times 4.0\%$ ).
14	UV_DELAY	Common UVP DELAY pin to channel 1 and channel 2.  By connecting a capacitor between this pin and SGND, the time until the IC latches off after detecting the UVP state can be set. Also, after channel 1 or channel 2 terminated the soft-start function, when the output voltage becomes 82% or less for the setup voltage, an external capacitor is charged by the constant current source of 8.6µA in the IC.  When this terminal voltage becomes 2.6V or more, the IC is latched off.  If an external capacitor is not connected, the IC is instantly latched off after detecting the UVP state.  Also, when this pin is shorted to GND, the UV_DELAY function is not operated.


Continued on next page.

#### Continued from preceding page.

Pin No.	Pin name	Description
15	VIN	Power supply pin of the IC.  This pin is observed by the UVLO function and IC starts by 9.0V or more. (After starts, stop by 8.0V or less.)
40	CLICO	
16	CLKO	The clock output pin. The clock that synchronized to the oscillation waveform of the CT pin is output.  To synchronize two or more LV5052Vs, the CLKO pin of the device that becomes a master is connected to the CT pin of the device that becomes a slave. When two or more the devices are synchronized and the start-up timing is changed by using the TD pin between each device, the earliest start-up device is determined as the master.
17	СТ	The pin to connect an external capacitor for the oscillator. Connect a capacitor between this pin and SGND. When a capacitor of 130pF is connected between this pin and GND, the oscillation frequency can be set up by 330kHz. Also, this pin is applied by an external clock signal.  The PWM operation is performed by the frequency of applied clock signal.  When an external clock signal is applied, the rectangular wave of 0V in low level and from 0V / 3.3V to 5V in high level is applied. The rectangular wave source needs the fan-out of 1mA or more.
18	PGOOD2	The power good pin of channel 2.
19	SS2	The pin to connect a capacitor for soft start of channel 2.
20	TD2	Start-up delay pin of channel 2.
21	ILIM2	The pin to set the trip point for over current detection of channel 2.
22	RSNS2	Channel 2 side input pin of the over current detection comparator / the current detection amplifier.
23	FB2	Feed back input pin of channel 2.
24	COMP2	The phase compensation pin of channel 2.
25	SGND	The system ground of the IC. The reference voltage is generated based on this pin.  This pin is connected to the power supply system ground.
26	CBOOT2	The bootstrap capacity connection pin of channel 2.
27	SW2	This pin is connected with the switching node of channel 2.
28	HDRV2	The gate drive pin for an external upper side MOS-FET of channel 2.
29	LDRV2	The gate drive pin of an external lower-side MOS-FET of channel 2.
30	PGND	Power ground pin. This pin becomes the return current path of the LDRV pin.

#### **Start-up Sequence**

Each signal control timing at power supply ON is as below.




<sup>\*</sup> Starts charging the TD at the trigger point of either VIN > 9V(typ) or VLIN5 > 4.5V(typ), whichever is later.

#### **Protection Operate Sequence**


#### (1) Latch-off release by UVLO

The signal control timing diagram for resetting the latch-off condition using UVLO is shown below.




#### (2) Latch off release by TD

The signal control timing diagram for resetting the latch-off condition using UVLO is shown below.



#### Synchronized operation

A recommended circuit for synchronizing the LV5052V is shown below.



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa