

ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474

Isolated Switching Regulator with Quad-Channel Isolators

FEATURES

- ▶ Isolated PWM feedback with built-in compensation
- ▶ Primary side transformer driver for up to 2.5 W output power with 5 V input voltage
- ▶ Regulated adjustable output: 3.3 V to 24 V
- ▶ Up to 80% efficiency
- ▶ Quad DC-to-25 Mbps (NRZ) signal isolation channels
- ▶ 200 kHz to 1 MHz adjustable oscillator
- ▶ Soft start function at power-up
- ▶ Pulse-by-pulse overcurrent protection
- ▶ Thermal shutdown
- ▶ 5000 V rms isolation
- ▶ High common-mode transient immunity: >25 kV/μs
- ▶ 20-lead SOIC package with 8.7 mm creepage
- ▶ High temperature operation: 105°C
- ▶ Safety and regulatory approvals
 - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
 - ▶ $V_{IORM} = 645$ V peak
 - ▶ UL 1577
 - ▶ $V_{ISO} = 5000$ V rms for 1 minute
 - ▶ IEC/EN/CSA 62368-1
 - ▶ IEC/CSA 60601-1
 - ▶ IEC/CSA 61010-1

APPLICATIONS

- ▶ Power supply start-up bias and gate drives
- ▶ Isolated sensor interfaces
- ▶ Process controls
- ▶ RS-232/RS-422/RS-485 transceivers

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

GENERAL DESCRIPTION

The ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474¹ are quad-channel, digital isolators with a regulated dc-to-dc isolated power supply controller and an internal MOSFET driver. The dc-to-dc controller has an internal isolated PWM feedback from the secondary side, based on the *iCoupler*[®] chip scale transformer technology and complete loop compensation. This eliminates the need to use an optocoupler for feedback and compensates the loop for stability.

The ADuM447x isolators provide a more stable output voltage and higher efficiency compared to unregulated isolated dc-to-dc power supplies. The fully integrated feedback and loop compensation in a wide-body SOIC package provide a smaller form factor and 8.3 mm creepage distance solution. The regulated feedback provides a relatively flat efficiency curve over the full output power range. The ADuM447x enable a dc-to-dc converter with a 3.3 V to 24 V isolated output voltage range from either a 5.0 V or a 3.3 V input voltage, with an output power of up to 2.5 W.

The ADuM447x isolators provide four independent isolation channels in a variety of channel configurations and data rates. (The x in ADuM447x throughout this data sheet stands for the ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474.)

¹ Protected by U.S. Patents 5,952,849; 6,873,065; and 7075 329 B2. Other patents pending.

TABLE OF CONTENTS

Features.....	1	Transformer ET Constant.....	29
Applications.....	1	Transformer Primary Inductance and Resistance.....	29
Functional Block Diagram.....	1	Transformer Isolation Voltage.....	30
General Description.....	1	Switching Frequency.....	30
Block Diagrams of I/O Channels.....	4	Transient Response.....	30
Specifications.....	5	Component Selection.....	31
Electrical Specifications.....	5	Printed Circuit Board (PCB) Layout.....	31
Insulation Specifications.....	13	Propagation Delay-Related Parameters.....	31
Regulatory Information.....	15	DC Correctness and Magnetic Field Immunity.....	32
Recommended Operating Conditions.....	15	Power Consumption.....	33
Absolute Maximum Ratings.....	16	Power Considerations.....	33
Thermal Characteristics.....	16	Thermal Analysis.....	34
ESD Caution.....	16	Insulation Lifetime.....	34
Pin Configurations and Function Descriptions.....	17	Outline Dimensions.....	35
Typical Performance Characteristics.....	22	Ordering Guide.....	35
Applications Information.....	28	Number of Inputs and Maximum Data Rate Options.....	36
Theory of Operation.....	28	Evaluation Boards.....	36
Application Schematics.....	28		
Transformer Design.....	29		
Transformer Turns Ratio.....	29		

REVISION HISTORY

12/2025—Rev. C to Rev. D

Changes to Features Section.....	1
Changed Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply Section to Electrical Specifications Section.....	5
Added 5 V Primary Input Supply/5 V Secondary Isolated Supply Section.....	5
Changes to Table 1.....	5
Deleted Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply Section.....	5
Added 3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply Section.....	7
Changes to Table 2.....	7
Deleted Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply Section.....	7
Added 5 V Primary Input Supply/3.3 V Secondary Isolated Supply Section.....	9
Changes to Table 3.....	9
Deleted Electrical Characteristics—5 V Primary Input Supply/15 V Secondary Isolated Supply Section.....	9
Added 5 V Primary Input Supply/15 V Secondary Isolated Supply Section.....	11
Changes to Table 4.....	11
Deleted Package Characteristics Section and Table 5; Renumbered Sequentially.....	11
Changed Insulation and Safety-Related Specifications Section to Insulation Specifications Section.....	13
Moved Insulation Specifications Section.....	13
Changes to Insulation Specifications Section and Table 5.....	13
Moved Figure 7.....	14
Changes to Figure 7.....	14
Changes to Regulatory Information Section and Table 6.....	15
Deleted DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section and Table 8.....	15
Deleted Table 11.....	16

TABLE OF CONTENTS

Added Thermal Characteristics Section and Table 9.....	16
Moved Thermal Analysis Section.....	34
Changes to Thermal Analysis Section.....	34
Changes to Insulation Lifetime Section.....	34
 3/2025—Rev. B to Rev. C	
Changes to Features Section.....	1
Changed Regulatory Approvals Section to Regulatory Information Section.....	15
Changes to Regulatory Information Section.....	15
Changes to Table 6	15
Changes to Table 7.....	15
Changed DIN EN IEC 60747-17 (VDE V 0884-10) Insulation Characteristics Section to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section.....	13
Changes to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section and Table 8.....	13
Changes to Figure 7 Caption.....	14
Changes to Table 11.....	16
Changes to Insulation Lifetime Section.....	34
 11/2023—Rev. A to Rev. B	
Changes to Features Section.....	1
Changed Regulatory Approvals (Pending) Section to Regulatory Approvals Section.....	15
Changes to Table 6.....	15
Updated Outline Dimensions.....	35
Added Number of Inputs and Maximum Data Rate Options Section.....	36
Added Evaluation Boards.....	36

BLOCK DIAGRAMS OF I/O CHANNELS




Figure 2. ADuM4470




Figure 5. ADuM4473




Figure 3. ADuM4471




Figure 6. ADuM4474




Figure 4. ADuM4472

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

5 V Primary Input Supply/5 V Secondary Isolated Supply

4.5 V ≤ (V_{DD1} = V_{DDA}) ≤ 5.5 V; V_{DD2} = V_{REG} = V_{ISO} = 5.0 V; f_{SW} = 500 kHz; all voltages are relative to their respective grounds; see the application schematic in Figure 48. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DDA} = 5.0 V, V_{DD2} = V_{REG} = V_{ISO} = 5.0 V.

Table 1. Electrical and Timing Characteristics (5 V/5 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Isolated Output Voltage	V _{ISO}	4.5	5.0	5.5	V	I _{ISO} = 0 mA, V _{ISO} = V _{FB} × (R1 + R2)/R2
Feedback Voltage Setpoint	V _{FB}	1.15	1.25	1.37	V	I _{ISO} = 0 mA
Line Regulation	V _{ISO (LINE)}		1	10	mV/V	I _{ISO} = 50 mA, V _{DD1} ¹ = V _{DDA} ² = 4.5 V to 5.5 V
Load Regulation	V _{ISO (LOAD)}		1	2	%	I _{ISO} = 50 mA to 200 mA
Output Ripple	V _{ISO (RIP)}		50		mV p-p	20 MHz bandwidth, C _{OUT} = 0.1 μF 47 μF, I _{ISO} = 100 mA
Output Noise	V _{ISO (NOISE)}		100		mV p-p	20 MHz bandwidth, C _{OUT} = 0.1 μF 47 μF, I _{ISO} = 100 mA
Switching Frequency	f _{SW}		1000		kHz	R _{OC} = 50 kΩ
			200		kHz	R _{OC} = 270 kΩ
		192	318	515	kHz	V _{OC} = V _{DD2} (open-loop)
Switch On-Resistance	R _{ON}		0.5		Ω	
Undervoltage Lockout, V_{DDA}, V_{DD2} Supplies						
Positive Going Threshold	V _{UV+}		2.8		V	
Negative Going Threshold	V _{UV-}		2.6		V	
Hysteresis	V _{UVH}		0.2		V	
DC to 2 Mbps Data Rate³						
Maximum Output Supply Current ⁴	I _{ISO (MAX)}	400	500		mA	f ≤ 1 MHz, V _{ISO} = 5.0 V
Efficiency at Maximum Output Current ⁵			72		%	I _{ISO} = I _{ISO (MAX)} , f ≤ 1 MHz
iCoupler DATA CHANNELS						
DC to 2 Mbps Data Rate						
I _{DD1} Supply Current, No V _{ISO} Load	I _{DD1 (Q)}					I _{ISO} = 0 mA, f ≤ 1 MHz
ADuM4470			14	30	mA	
ADuM4471			15	30	mA	
ADuM4472			16	30	mA	
ADuM4473			17	30	mA	
ADuM4474			18	30	mA	
25 Mbps Data Rate (CRIZ Grade Only)						
I _{DD1} Supply Current, No V _{ISO} Load	I _{DD1 (D)}					I _{ISO} = 0 mA, C _L = 15 pF, f = 12.5 MHz
ADuM4470			44		mA	I _{ISO} = 0 mA, C _L = 15 pF, f = 12.5 MHz
ADuM4471			46		mA	I _{ISO} = 0 mA, C _L = 15 pF, f = 12.5 MHz
ADuM4472			48		mA	I _{ISO} = 0 mA, C _L = 15 pF, f = 12.5 MHz
ADuM4473			50		mA	I _{ISO} = 0 mA, C _L = 15 pF, f = 12.5 MHz
ADuM4474			52		mA	I _{ISO} = 0 mA, C _L = 15 pF, f = 12.5 MHz
Available V _{ISO} Supply Current ⁶	I _{ISO (LOAD)}		390		mA	f _{SW} = 500 kHz C _L = 15 pF, f = 12.5 MHz
ADuM4470						

SPECIFICATIONS

Table 1. Electrical and Timing Characteristics (5 V/5 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
ADuM4471			388		mA	$C_L = 15 \text{ pF}$, $f = 12.5 \text{ MHz}$
ADuM4472			386		mA	$C_L = 15 \text{ pF}$, $f = 12.5 \text{ MHz}$
ADuM4473			384		mA	$C_L = 15 \text{ pF}$, $f = 12.5 \text{ MHz}$
ADuM4474			382		mA	$C_L = 15 \text{ pF}$, $f = 12.5 \text{ MHz}$
I_{DD1} Supply Current, Full V_{ISO} Load			550		mA	$C_L = 0 \text{ pF}$, $f = 0 \text{ MHz}$, $V_{DD1} = V_{DDA} = 5 \text{ V}$, $I_{ISO} = 400 \text{ mA}$
I/O Input Currents	$I_{IA}, I_{IB}, I_{IC}, I_{ID}$	-20	+0.01	+20	μA	
Logic High Input Threshold	V_{IH}	2.0			V	
Logic Low Input Threshold	V_{IL}			0.8	V	
Logic High Output Voltages	$V_{OAH}, V_{OBH}, V_{OCH}, V_{ODH}$	$V_{DDA} - 0.3$, $V_{ISO} - 0.3$	5.0		V	$I_{Ox} = -20 \mu\text{A}$, $V_{Ix} = V_{IxH}$
		$V_{DDA} - 0.5$, $V_{ISO} - 0.5$	4.8		V	$I_{Ox} = -4 \text{ mA}$, $V_{Ix} = V_{IxH}$
Logic Low Output Voltages	$V_{OAL}, V_{OBL}, V_{OCL}, V_{ODL}$		0.0	0.1	V	$I_{Ox} = 20 \mu\text{A}$, $V_{Ix} = V_{IxH}$
			0.0	0.4	V	$I_{Ox} = 4 \text{ mA}$, $V_{Ix} = V_{IxH}$
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}		150		$^{\circ}\text{C}$	T_J
Thermal Shutdown Hysteresis	TS_{SD-HYS}		20		$^{\circ}\text{C}$	
COMMON-MODE TRANSIENT IMMUNITY						
Input High	$ CM_{IH} $	25	35		$\text{kV}/\mu\text{s}$	Common-mode voltage (V_{CM}) $\geq 1 \text{ kV}$, transient magnitude $\geq 800 \text{ V}$ $V_{Ix} = V_{DDA}$ or V_{ISO}
Input Low	$ CM_{IL} $	25	35		$\text{kV}/\mu\text{s}$	$V_{Ix} = 0 \text{ V}$ or V_{ISO}
TIMING SPECIFICATIONS						
ADuM447xARIZ						
Minimum Pulse Width	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	t_{PLH}, t_{PHL}		55	100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t_{PSK}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching	t_{PSKCD}/t_{PSKOD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM447xCRIZ						
Minimum Pulse Width	PW			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		25			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	t_{PLH}, t_{PHL}	30	45	60	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		$\text{ps}/^{\circ}\text{C}$	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t_{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels	t_{PSKCD}			8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels	t_{PSKCD}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t_R/t_F		2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Refresh Rate	f_r		1.0		Mbps	

¹ V_{DD1} is the power supply for the push-pull transformer.

² V_{DDA} is the power supply of Side 1 of the ADuM447x.

SPECIFICATIONS

- ³ The contributions of supply current values for all four channels are combined at identical data rates.
- ⁴ The V_{ISO} supply current is available for external use when all data rates are below 2 Mbps. At data rates above 2 Mbps, the data I/O channels draw additional current proportional to the data rate. Additional supply current associated with an individual channel operating at a given data rate can be calculated as described in the [Power Consumption](#) section. The dynamic I/O channel load must be treated as an external load and included in the V_{ISO} power budget.
- ⁵ The power demands of the quiescent operation of the data channels were not separated from the power supply section. Efficiency includes the quiescent power consumed by the I/O channels as part of the internal power consumption.
- ⁶ This current is available for driving external loads at the V_{ISO} output. All channels are simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Refer to the [Power Consumption](#) section for calculation of available current at less than the maximum data rate.

3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply

$3.0\text{ V} \leq V_{DD1} = V_{DDA} \leq 3.6\text{ V}$; $V_{DD2} = V_{REG} = V_{ISO} = 3.3\text{ V}$; $f_{SW} = 500\text{ kHz}$; all voltages are relative to their respective grounds; see the application schematic in [Figure 48](#). All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = V_{DDA} = 3.3\text{ V}$, $V_{DD2} = V_{REG} = V_{ISO} = 3.3\text{ V}$.

Table 2. Electrical and Timing Characteristics (3.3 V/3.3 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Isolated Output Voltage	V_{ISO}	3.0	3.3	3.6	V	$I_{ISO} = 0\text{ mA}$, $V_{ISO} = V_{FB} \times (R1 + R2)/R2$
Feedback Voltage Setpoint	V_{FB}	1.15	1.25	1.37	V	$I_{ISO} = 0\text{ mA}$
Line Regulation	$V_{ISO(LINE)}$		1	10	mV/V	$I_{ISO} = 50\text{ mA}$, $V_{DD1}^1 = V_{DDA}^2 = 4.5\text{ V to } 5.5\text{ V}$
Load Regulation	$V_{ISO(LOAD)}$		1	2	%	$I_{ISO} = 50\text{ mA to } 200\text{ mA}$
Output Ripple	$V_{ISO(RIP)}$		50		mV p-p	20 MHz bandwidth, $C_{OUT} = 0.1\text{ }\mu\text{F} \parallel 47\text{ }\mu\text{F}$, $I_{ISO} = 100\text{ mA}$
Output Noise	$V_{ISO(NOISE)}$		100		mV p-p	20 MHz bandwidth, $C_{OUT} = 0.1\text{ }\mu\text{F} \parallel 47\text{ }\mu\text{F}$, $I_{ISO} = 100\text{ mA}$
Switching Frequency	f_{SW}		1000		kHz	$R_{OC} = 50\text{ k}\Omega$
			200		kHz	$R_{OC} = 270\text{ k}\Omega$
		192	318	515	kHz	$V_{OC} = V_{DD2}$ (open-loop)
Switch On-Resistance	R_{ON}		0.6		Ω	
Undervoltage Lockout, V_{DDA} , V_{DD2} Supplies						
Positive Going Threshold	V_{UV+}		2.8		V	
Negative Going Threshold	V_{UV-}		2.6		V	
Hysteresis	V_{UVH}		0.2		V	
DC to 2 Mbps Data Rate ³						
Maximum Output Supply Current ⁴	$I_{ISO(MAX)}$	250			mA	$f \leq 1\text{ MHz}$, $V_{ISO} = 5.0\text{ V}$
Efficiency at Maximum Output Current ⁵			68		%	$I_{ISO} = I_{ISO(MAX)}$, $f \leq 1\text{ MHz}$
iCoupler DATA CHANNELS						
DC to 2 Mbps Data Rate						
I_{DD1} Supply Current, No V_{ISO} Load	$I_{DD1(Q)}$					$I_{ISO} = 0\text{ mA}$, $f \leq 1\text{ MHz}$
ADuM4470			9	20	mA	
ADuM4471			10	20	mA	
ADuM4472			11	20	mA	
ADuM4473			11	20	mA	
ADuM4474			12	20	mA	
25 Mbps Data Rate (CRIZ Grade Only)						
I_{DD1} Supply Current, No V_{ISO} Load	$I_{DD1(D)}$					

SPECIFICATIONS

Table 2. Electrical and Timing Characteristics (3.3 V/3.3 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
ADuM4470			28		mA	$I_{ISO} = 0$ mA, $C_L = 15$ pF, $f = 12.5$ MHz
ADuM4471			29		mA	$I_{ISO} = 0$ mA, $C_L = 15$ pF, $f = 12.5$ MHz
ADuM4472			31		mA	$I_{ISO} = 0$ mA, $C_L = 15$ pF, $f = 12.5$ MHz
ADuM4473			32		mA	$I_{ISO} = 0$ mA, $C_L = 15$ pF, $f = 12.5$ MHz
ADuM4474			34		mA	$I_{ISO} = 0$ mA, $C_L = 15$ pF, $f = 12.5$ MHz
Available V_{ISO} Supply Current ⁶	$I_{ISO (LOAD)}$					$f_{SW} = 500$ kHz
ADuM4470			244		mA	$C_L = 15$ pF, $f = 12.5$ MHz
ADuM4471			243		mA	$C_L = 15$ pF, $f = 12.5$ MHz
ADuM4472			241		mA	$C_L = 15$ pF, $f = 12.5$ MHz
ADuM4473			240		mA	$C_L = 15$ pF, $f = 12.5$ MHz
ADuM4474			238		mA	$C_L = 15$ pF, $f = 12.5$ MHz
I_{DD1} Supply Current, Full V_{ISO} Load			350		mA	$C_L = 0$ pF, $f = 0$ MHz, $V_{DD1} = V_{DDA} = 5$ V, $I_{ISO} = 400$ mA
I/O Input Currents	$I_{IA}, I_{IB}, I_{IC}, I_{ID}$	-10	+0.01	+10	μ A	
Logic High Input Threshold	V_{IH}	1.6			V	
Logic Low Input Threshold	V_{IL}			0.4	V	
Logic High Output Voltages	$V_{OAH}, V_{OBH}, V_{OCH}, V_{ODH}$	$V_{DDA} - 0.3,$ $V_{ISO} - 0.3$	3.3		V	$I_{Ox} = -20$ μ A, $V_{Ix} = V_{IxH}$
		$V_{DDA} - 0.5,$ $V_{ISO} - 0.5$	3.1		V	$I_{Ox} = -4$ mA, $V_{Ix} = V_{IxH}$
Logic Low Output Voltages	$V_{OAL}, V_{OBL}, V_{OCL}, V_{ODL}$		0.0	0.1	V	$I_{Ox} = 20$ μ A, $V_{Ix} = V_{IxH}$
			0.0	0.4	V	$I_{Ox} = 4$ mA, $V_{Ix} = V_{IxH}$
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}		150		$^{\circ}$ C	T_J
Thermal Shutdown Hysteresis	TS_{SD-HYS}		20		$^{\circ}$ C	
COMMON-MODE TRANSIENT IMMUNITY						
Input High	$ CM_H $	25	35		kV/ μ s	Common-mode voltage (V_{CM}) ≥ 1 kV, transient magnitude ≥ 800 V
Input Low	$ CM_L $	25	35		kV/ μ s	$V_{Ix} = V_{DDA}$ or V_{ISO} $V_{Ix} = 0$ V or V_{ISO}
TIMING SPECIFICATIONS						
ADuM447xARIZ						
Minimum Pulse Width	PW			1000	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate		1			Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay	t_{PLH}, t_{PHL}		60	100	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			40	ns	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew	t_{PSK}			50	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching	t_{PSKCD}/t_{PSKOD}			50	ns	$C_L = 15$ pF, CMOS signal levels
ADuM447xCRIZ						
Minimum Pulse Width	PW			40	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate		25			Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay	t_{PLH}, t_{PHL}	30	60	75	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			8	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature			5		ps/ $^{\circ}$ C	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew	t_{PSK}			45	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels	t_{PSKCD}			8	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Antidirectional Channels	t_{PSKCD}			15	ns	$C_L = 15$ pF, CMOS signal levels

SPECIFICATIONS

Table 2. Electrical and Timing Characteristics (3.3 V/3.3 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Oposing Directional Channels						
Output Rise/Fall Time (10% to 90%)	t_R/t_F		2.5		ns	$C_L = 15$ pF, CMOS signal levels
Refresh Rate	f_r		1.0		Mbps	

- ¹ V_{DD1} is the power supply for the push-pull transformer.
- ² V_{DDA} is the power supply of Side 1 of the ADuM447x.
- ³ The contributions of supply current values for all four channels are combined at identical data rates.
- ⁴ The V_{ISO} supply current is available for external use when all data rates are below 2 Mbps. At data rates above 2 Mbps, the data I/O channels draw additional current proportional to the data rate. Additional supply current associated with an individual channel operating at a given data rate can be calculated as described in the [Power Consumption](#) section. The dynamic I/O channel load must be treated as an external load and included in the V_{ISO} power budget.
- ⁵ The power demands of the quiescent operation of the data channels were not separated from the power supply section. Efficiency includes the quiescent power consumed by the I/O channels as part of the internal power consumption.
- ⁶ This current is available for driving external loads at the VISO output. All channels are simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Refer to the [Power Consumption](#) section for calculation of available current at less than the maximum data rate.

5 V Primary Input Supply/3.3 V Secondary Isolated Supply

$4.5\text{ V} \leq V_{DD1} = V_{DDA} \leq 5.5\text{ V}$; $V_{DD2} = V_{REG} = V_{ISO} = 3.3\text{ V}$; $f_{SW} = 500\text{ kHz}$; all voltages are relative to their respective grounds; see the application schematic in [Figure 48](#). All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = V_{DDA} = 5.0\text{ V}$, $V_{DD2} = V_{REG} = V_{ISO} = 3.3\text{ V}$.

Table 3. Electrical and Timing Characteristics (5 V/3.3 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Isolated Output Voltage	V_{ISO}	3.0	3.3	3.6	V	$I_{ISO} = 0\text{ mA}$, $V_{ISO} = V_{FB} \times (R1 + R2)/R2$
Feedback Voltage Setpoint	V_{FB}	1.15	1.25	1.37	V	$I_{ISO} = 0\text{ mA}$
Line Regulation	$V_{ISO}(\text{LINE})$		1	10	mV/V	$I_{ISO} = 50\text{ mA}$, $V_{DD1}^1 = V_{DDA}^2 = 4.5\text{ V to } 5.5\text{ V}$
Load Regulation	$V_{ISO}(\text{LOAD})$		1	2	%	$I_{ISO} = 50\text{ mA to } 200\text{ mA}$
Output Ripple	$V_{ISO}(\text{RIP})$		50		mV p-p	20 MHz bandwidth, $C_{OUT} = 0.1\ \mu\text{F} \parallel 47\ \mu\text{F}$, $I_{ISO} = 100\text{ mA}$
Output Noise	$V_{ISO}(\text{NOISE})$		100		mV p-p	20 MHz bandwidth, $C_{OUT} = 0.1\ \mu\text{F} \parallel 47\ \mu\text{F}$, $I_{ISO} = 100\text{ mA}$
Switching Frequency	f_{SW}		1000		kHz	$R_{OC} = 50\text{ k}\Omega$
			200		kHz	$R_{OC} = 270\text{ k}\Omega$
		192	318	515	kHz	$V_{OC} = V_{DD2}$ (open-loop)
Switch On-Resistance	R_{ON}		0.5		Ω	
Undervoltage Lockout, V_{DDA} , V_{DD2} Supplies						
Positive Going Threshold	V_{UV+}		2.8		V	
Negative Going Threshold	V_{UV-}		2.6		V	
Hysteresis	V_{UVH}		0.2		V	
DC to 2 Mbps Data Rate ³						
Maximum Output Supply Current ⁴	$I_{ISO}(\text{MAX})$	400			mA	$f \leq 1\text{ MHz}$, $V_{ISO} = 5.0\text{ V}$
Efficiency at Maximum Output Current ⁵			70		%	$I_{ISO} = I_{ISO}(\text{MAX})$, $f \leq 1\text{ MHz}$
iCoupler DATA CHANNELS						
DC to 2 Mbps Data Rate						

SPECIFICATIONS

Table 3. Electrical and Timing Characteristics (5 V/3.3 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
I_{DD1} Supply Current, No V_{ISO} Load	$I_{DD1(Q)}$					$I_{ISO} = 0$ mA, $f \leq 1$ MHz
ADuM4470			9	30	mA	
ADuM4471			10	30	mA	
ADuM4472			11	30	mA	
ADuM4473			11	30	mA	
ADuM4474			12	30	mA	
25 Mbps Data Rate (CRIZ Grade Only)						
I_{DD1} Supply Current, No V_{ISO} Load	$I_{DD1(D)}$					$I_{ISO} = 0$ mA, $C_L = 15$ pF, $f = 12.5$ MHz
ADuM4470			33		mA	
ADuM4471			33		mA	
ADuM4472			33		mA	
ADuM4473			33		mA	
ADuM4474			33		mA	
Available V_{ISO} Supply Current ⁶	$I_{ISO(LOAD)}$					$f_{SW} = 500$ kHz
ADuM4470			393		mA	
ADuM4471			392		mA	
ADuM4472			390		mA	
ADuM4473			389		mA	
ADuM4474			375		mA	
I_{DD1} Supply Current, Full V_{ISO} Load			350		mA	$C_L = 0$ pF, $f = 0$ MHz, $V_{DD1} = V_{DDA} = 5$ V, $I_{ISO} = 400$ mA
I/O Input Currents	$I_{IA}, I_{IB}, I_{IC}, I_{ID}$	-20	+0.01	+20	μ A	
Logic High Input Threshold	V_{IH}	2.0			V	
Logic Low Input Threshold	V_{IL}			0.8	V	
Logic High Output Voltages	$V_{OAH}, V_{OBH}, V_{OCH}, V_{ODH}$	$V_{DDA} - 0.3,$ $V_{ISO} - 0.3$	3.3		V	$I_{OX} = -20$ μ A, $V_{IX} = V_{IXH}$
		$V_{DDA} - 0.5,$ $V_{ISO} - 0.5$	3.1		V	$I_{OX} = -4$ mA, $V_{IX} = V_{IXH}$
Logic Low Output Voltages	$V_{OAL}, V_{OBL}, V_{OCL}, V_{ODL}$		0.0	0.1	V	$I_{OX} = 20$ μ A, $V_{IX} = V_{IXH}$
			0.0	0.4	V	$I_{OX} = 4$ mA, $V_{IX} = V_{IXH}$
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}		150		$^{\circ}$ C	T_J
Thermal Shutdown Hysteresis	TS_{SD-HYS}		20		$^{\circ}$ C	
COMMON-MODE TRANSIENT IMMUNITY						
Input High	$ CM_H $	25	35		kV/ μ s	Common-mode voltage (V_{CM}) ≥ 1 kV, transient magnitude ≥ 800 V
Input Low	$ CM_L $	25	35		kV/ μ s	$V_{IX} = V_{DDA}$ or V_{ISO} $V_{IX} = 0$ V or V_{ISO}
TIMING SPECIFICATIONS						
ADuM447xARIZ						
Minimum Pulse Width	PW			1000	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate		1			Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay	t_{PLH}, t_{PHL}		55	100	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			40	ns	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew	t_{PSK}			50	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching	t_{PSKCD}/t_{PSKOD}			50	ns	$C_L = 15$ pF, CMOS signal levels
ADuM447xCRIZ						

SPECIFICATIONS

Table 3. Electrical and Timing Characteristics (5 V/3.3 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			40	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate		25			Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay	t _{PLH} , t _{PHL}	30	50	70	ns	C _L = 15 pF, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL}	PWD			8	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew	t _{PSK}			15	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels	t _{PSKCD}			8	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels	t _{PSKCD}			15	ns	C _L = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	C _L = 15 pF, CMOS signal levels
Refresh Rate	f _r		1.0		Mbps	

- ¹ V_{DD1} is the power supply for the push-pull transformer.
- ² V_{DDA} is the power supply of Side 1 of the ADuM447x.
- ³ The contributions of supply current values for all four channels are combined at identical data rates.
- ⁴ The V_{ISO} supply current is available for external use when all data rates are below 2 Mbps. At data rates above 2 Mbps, the data I/O channels draw additional current proportional to the data rate. Additional supply current associated with an individual channel operating at a given data rate can be calculated as described in the [Power Consumption](#) section. The dynamic I/O channel load must be treated as an external load and included in the V_{ISO} power budget.
- ⁵ The power demands of the quiescent operation of the data channels were not separated from the power supply section. Efficiency includes the quiescent power consumed by the I/O channels as part of the internal power consumption.
- ⁶ This current is available for driving external loads at the V_{ISO} output. All channels are simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Refer to the [Power Consumption](#) section for calculation of available current at less than the maximum data rate.

5 V Primary Input Supply/15 V Secondary Isolated Supply

4.5 V ≤ V_{DD1} = V_{DDA} ≤ 5.5 V; V_{REG} = V_{ISO} = 15 V; V_{DD2} = 5.0 V; f_{SW} = 500 kHz; all voltages are relative to their respective grounds; see the application schematic in [Figure 49](#). All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DDA} = 5.0 V, V_{REG} = V_{ISO} = 15 V, V_{DD2} = 5.0 V.

Table 4. Electrical and Timing Characteristics (5 V/15 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Isolated Output Voltage	V _{ISO}	13.8	15	16.2	V	I _{ISO} = 0 mA, V _{ISO} = V _{FB} × (R1 + R2)/R2
Feedback Voltage Setpoint	V _{FB}	1.15	1.25	1.37	V	I _{ISO} = 0 mA
V _{DD2} Linear Regulator Regulator Voltage		4.5	5.0	5.5	V	V _{REG} = 7 V to 15 V, I _{DD2} = 0 mA to 50 mA
Dropout Voltage			0.5	1.5		I _{DD2} = 50 mA
Line Regulation	V _{ISO} (LINE)		1	20	mV/V	I _{ISO} = 50 mA, V _{DD1} ¹ = V _{DDA} ² = 4.5 V to 5.5 V
Load Regulation	V _{ISO} (LOAD)		1	3	%	I _{ISO} = 20 mA to 80 mA
Output Ripple	V _{ISO} (RIP)		200		mV p-p	20 MHz bandwidth, C _{OUT} = 0.1 μF 47 μF, I _{ISO} = 100 mA
Output Noise	V _{ISO} (NOISE)		500		mV p-p	20 MHz bandwidth, C _{OUT} = 0.1 μF 47 μF, I _{ISO} = 100 mA
Switching Frequency	f _{SW}		1000		kHz	R _{OC} = 50 kΩ

SPECIFICATIONS

Table 4. Electrical and Timing Characteristics (5 V/15 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Switch On-Resistance	R_{ON}	192	200 318 0.5	515	kHz kHz Ω	$R_{OC} = 270\text{ k}\Omega$ $V_{OC} = V_{DD2}$ (open-loop)
Undervoltage Lockout, V_{DDA} , V_{DD2} Supplies						
Positive Going Threshold	V_{UV+}		2.8		V	
Negative Going Threshold	V_{UV-}		2.6		V	
Hysteresis	V_{UVH}		0.2		V	
DC to 2 Mbps Data Rate ³						
Maximum Output Supply Current ⁴	$I_{ISO(MAX)}$	100			mA	$f \leq 1\text{ MHz}$, $V_{ISO} = 5.0\text{ V}$
Efficiency at Maximum Output Current ⁵			78		%	$I_{ISO} = I_{ISO(MAX)}$, $f \leq 1\text{ MHz}$
iCoupler DATA CHANNELS						
DC to 2 Mbps Data Rate						
I_{DD1} Supply Current, No V_{ISO} Load	$I_{DD1(Q)}$					$I_{ISO} = 0\text{ mA}$, $f \leq 1\text{ MHz}$
ADuM4470			25	45	mA	
ADuM4471			27	45	mA	
ADuM4472			29	45	mA	
ADuM4473			31	45	mA	
ADuM4474			33	45	mA	
25 Mbps Data Rate (CRIZ Grade Only)						
I_{DD1} Supply Current, No V_{ISO} Load	$I_{DD1(D)}$					
ADuM4470			73		mA	$I_{ISO} = 0\text{ mA}$, $C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4471			83		mA	$I_{ISO} = 0\text{ mA}$, $C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4472			93		mA	$I_{ISO} = 0\text{ mA}$, $C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4473			102		mA	$I_{ISO} = 0\text{ mA}$, $C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4474			112		mA	$I_{ISO} = 0\text{ mA}$, $C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
Available V_{ISO} Supply Current ⁶	$I_{ISO(LOAD)}$					$f_{SW} = 500\text{ kHz}$
ADuM4470			91		mA	$C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4471			89		mA	$C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4472			86		mA	$C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4473			83		mA	$C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
ADuM4474			80		mA	$C_L = 15\text{ pF}$, $f = 12.5\text{ MHz}$
I_{DD1} Supply Current, Full V_{ISO} Load			425		mA	$C_L = 0\text{ pF}$, $f = 0\text{ MHz}$, $V_{DD1} = V_{DDA} = 5\text{ V}$, $I_{ISO} = 400\text{ mA}$
I/O Input Currents	I_{IA} , I_{IB} , I_{IC} , I_{ID}	-20	+0.01	+20	μA	
Logic High Input Threshold	V_{IH}	2.0			V	
Logic Low Input Threshold	V_{IL}			0.8	V	
Logic High Output Voltages	V_{OAH} , V_{OBH} , V_{OCH} , V_{ODH}	$V_{DDA} - 0.3$, $V_{ISO} - 0.3$	5.0		V	$I_{OX} = -20\text{ }\mu\text{A}$, $V_{IX} = V_{IXH}$
		$V_{DDA} - 0.5$, $V_{ISO} - 0.5$	4.8		V	$I_{OX} = -4\text{ mA}$, $V_{IX} = V_{IXH}$
Logic Low Output Voltages	V_{OAL} , V_{OBL} , V_{OCL} , V_{ODL}		0.0	0.1	V	$I_{OX} = 20\text{ }\mu\text{A}$, $V_{IX} = V_{IXH}$
			0.0	0.4	V	$I_{OX} = 4\text{ mA}$, $V_{IX} = V_{IXH}$
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}		150		$^{\circ}\text{C}$	T_J
Thermal Shutdown Hysteresis	TS_{SD-HYS}		20		$^{\circ}\text{C}$	1

SPECIFICATIONS

Table 4. Electrical and Timing Characteristics (5 V/15 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
COMMON-MODE TRANSIENT IMMUNITY						
Input High	CM _H	25	35		kV/μs	Common-mode voltage (V _{CM}) ≥ 1 kV, transient magnitude ≥ 800 V
Input Low	CM _L	25	35		kV/μs	V _{Ix} = V _{DDA} or V _{ISO} V _{Ix} = 0 V or V _{ISO}
TIMING SPECIFICATIONS						
ADuM447xARIZ						
Minimum Pulse Width	PW			1000	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate		1			Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay	t _{PLH} , t _{PHL}		55	100	ns	C _L = 15 pF, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL}	PWD			40	ns	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew	t _{PSK}			50	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching	t _{PSKCD} /t _{PSKOD}			50	ns	C _L = 15 pF, CMOS signal levels
ADuM447xCRIZ						
Minimum Pulse Width	PW			40	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate		25			Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay	t _{PLH} , t _{PHL}	30	45	60	ns	C _L = 15 pF, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL}	PWD			8	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew	t _{PSK}			15	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels	t _{PSKCD}			8	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels	t _{PSKCD}			15	ns	C _L = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	C _L = 15 pF, CMOS signal levels
Refresh Rate	f _r		1.0		Mbps	

¹ V_{DD1} is the power supply for the push-pull transformer.

² V_{DDA} is the power supply of Side 1 of the ADuM447x.

³ The contributions of supply current values for all four channels are combined at identical data rates.

⁴ The V_{ISO} supply current is available for external use when all data rates are below 2 Mbps. At data rates above 2 Mbps, the data I/O channels draw additional current proportional to the data rate. Additional supply current associated with an individual channel operating at a given data rate can be calculated as described in the [Power Consumption](#) section. The dynamic I/O channel load must be treated as an external load and included in the V_{ISO} power budget.

⁵ The power demands of the quiescent operation of the data channels were not separated from the power supply section. Efficiency includes the quiescent power consumed by the I/O channels as part of the internal power consumption.

⁶ This current is available for driving external loads at the VISO output. All channels are simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Refer to the [Power Consumption](#) section for calculation of available current at less than the maximum data rate.

INSULATION SPECIFICATIONS

The ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 are suitable for safe electrical insulation only within the safety limiting ratings. Compliance with the safety limiting ratings shall be ensured by means of suitable protective circuits.

Table 5. ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 20-Lead Increased Creepage [SOIC_IC] (RI-20-1) Insulation Characteristics

Parameter	Symbol	Value	Unit	Test Conditions/Comments
GENERAL				
Minimum External Clearance Distance	CLR	8.7	mm	Measured from input terminals to output terminals, shortest distance through air per IEC 60664-1
Minimum External Creepage Distance	CRP	8.7	mm	Measured from input terminals to output terminals, shortest distance along body per IEC 60664-1

SPECIFICATIONS

Table 5. ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 20-Lead Increased Creepage [SOIC_IC] (RI-20-1) Insulation Characteristics (Continued)

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Distance Through Insulation	DTI	18	μm	Minimum internal
Comparative Tracking Index	CTI	>400	V	Per IEC 60112
Material Group		II		Per IEC 60664-1
Overvoltage Category per IEC 60664-1		I to IV I to IV I to III		Rated mains voltage ≤ 150V rms Rated mains voltage ≤ 300V rms Rated mains voltage ≤ 400V rms
SAFETY LIMITING VALUES				
Maximum Ambient Safety Temperature	T _S	150	°C	
Maximum Junction Temperature, Safety	T _{JMAX,S}	150	°C	Maximum junction temperature for isolation barrier safety
Maximum Total Power Dissipation	P _{TOT}	2.76	W	T _A ≤ 25°C, P _{TOT} = P _{SI} = P _{SO}
Derating Above Ambient		22.24	mW/°C	T _A > 25°C, see Figure 7
Junction-to-Air Thermal Impedance	θ _{JA}	48.2	°C/W	See the Thermal Characteristics section
IEC 60747-17 (REINFORCED INSULATION)				
Maximum Repetitive Peak Isolation Voltage	V _{IORM}	645	V peak	
Maximum Isolation Working Voltage	V _{IOWM}	456	V rms	AC voltage, end of life test, f = 60 Hz
		645	V peak	DC voltage
Maximum Transient Isolation Voltage	V _{IOTM}	6000	V peak	V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)
Maximum Impulse Voltage	V _{IMP}	6000	V peak	Surge voltage in air, waveform per IEC 61000-4-5
Maximum Surge Isolation Voltage	V _{IOSM}	10000	V peak	V _{TEST} ≥ 1.3 × V _{IMP} minimum 10 kV (type test), tested in oil, waveform per IEC 61000-4-5
Apparent Charge	q _{pd}	≤5	pC	Method a (sample test), V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s Method b1 (100% production), V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s
Resistance (Input to Output) ¹	R _{IO}	>10 ¹²	Ω	T _A = 25°C, V _{TEST} = 500 V dc, t = 60 s
	R _{IO,S}	>10 ⁹	Ω	T _A = T _S , V _{TEST} = 500 V dc, t = 60 s
Capacitance (Input to Output) ¹	C _{IO}	2.2	pF	f _{TEST} = 1 MHz
Climate Category		40/105/21		
Pollution Degree		2		Per IEC 60664-1
UL 1577				
Maximum Withstanding Isolation Voltage	V _{ISO}	5000	V rms	V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production)

¹ Device measured as a 2-terminal device with Pin 1 to Pin 10 connected and Pin 11 to Pin 20 connected.




Figure 7. Thermal Derating Curve for 20-Lead Increased Creepage SOIC [SOIC_IC] (RI-20-1), Dependence of Safety Limiting Power with Ambient Temperature per IEC 60747-17

SPECIFICATIONS

REGULATORY INFORMATION

The ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 certification approvals are listed in [Table 6](#). Copies of the relevant certificates are available at [Safety and Regulatory Certifications for Digital Isolation](#).

Table 6. ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474, 20-Lead Increased Creepage SOIC [SOIC_IC] (RI-20-1) Package Certifications

Regulatory Agency	Standard Certification/Approval	File or Certificate Number
UL	UL 1577 component recognition program Single protection, 5000 V rms	File E214100
CSA	IEC / CSA 60601-1 1 MOPP at 544 V rms 2 MOPP at 50 V rms IEC / CSA 61010-1 Basic insulation at 600 V rms Reinforced insulation at 300 V rms IEC / EN / CSA 62368-1 Basic insulation at 870 V rms Reinforced insulation at 435 V rms	File 205078
VDE	DIN EN IEC 60747-17 (VDE 0884-17) Reinforced insulation at 645 V peak	Certificate 40011599

RECOMMENDED OPERATING CONDITIONS

Table 7.

Parameter	Symbol	Min	Max	Unit
Temperature				
Operating Temperature	T_A	-40	+105	°C
Supply Voltage				
V_{DD1} at $V_{ISO} = 3.3$ V	V_{DD1}	3.0	3.6	V
V_{DD1} at $V_{ISO} = 3.3$ V	V_{DD1}	4.5	5.5	V
V_{DD1} at $V_{ISO} = 5.0$ V	V_{DD1}	4.5	5.5	V
Load				
Minimum Load	$I_{ISO (MIN)}$	10		mA

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 8.

Parameter	Rating
Storage Temperature Range (T_{ST})	-55°C to +150°C
Ambient Operating Temperature Range (T_A)	-40°C to +105°C
Supply Voltages	
V_{DDA} , V_{DD2} ^{1, 2}	-0.5 V to +7.0 V
V_{REG} , X1, X2 ¹	-0.5 V to +20.0 V
Input Voltage (V_{IA} , V_{IB} , V_{IC} , V_{ID})	-0.5 V to $V_{DD1} + 0.5$ V
Output Voltage (V_{OA} , V_{OB} , V_{OC} , V_{OD})	-0.5 V to $V_{DDO} + 0.5$ V
Average Output Current per Pin	-10 mA to +10 mA
Common-Mode Transients ³	-100 kV/μs to +100 kV/μs

¹ All voltages are relative to their respective ground.

² V_{DD1} is the power supply for the push-pull transformer, and V_{DDA} is the power supply of Side 1 of the ADuM447x.

³ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL CHARACTERISTICS

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Thermal resistance and characterization parameter values specified in Table 9 are defined and calculated based on the JEDEC JESD51 standards. For more details on their definition and usage, see JEDEC JESD51-12 and the Thermal Analysis section.

Table 9. Package Thermal Data

Package Type ¹	θ_{JA}	θ_{JB}	Ψ_{JB}	Ψ_{JT}	Unit
SOIC_IC (RI-20-1)	48.2	20.1	19.8	2.1	W


¹ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no vias and still air.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




NOTES
 1. THE PIN LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THIS PIN TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
 *PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₁ IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₂ IS RECOMMENDED.

Figure 8. ADuM4470 Pin Configuration

Table 10. ADuM4470 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	X1	Transformer Driver Output 1.
2, 10	GND ₁	Ground Reference for Isolator Primary.
3	NC	This pin is not connected internally (see Figure 8).
4	X2	Transformer Driver Output 2.
5	V _{IA}	Logic Input A.
6	V _{IB}	Logic Input B.
7	V _{IC}	Logic Input C.
8	V _{ID}	Logic Input D.
9	V _{DDA}	Primary Supply Voltage 3.0 V to 5.5 V. Connect to V _{DD1} . Connect a 0.1 μF bypass capacitor from V _{DDA} to GND ₁ .
11, 19	GND ₂	Ground Reference for Isolator Side 2.
12	OC	Oscillator Control Pin. When OC = logic high = V _{DD2} , the secondary controller runs open-loop. To regulate the output voltage, connect a resistor between the OC pin and GND ₂ , and the secondary controller runs at a frequency of 200 kHz to 1 MHz, as programmed by the resistor value.
13	V _{OD}	Logic Output D.
14	V _{OC}	Logic Output C.
15	V _{OB}	Logic Output B.
16	V _{OA}	Logic Output A.
17	FB	Feedback Input from the Secondary Output Voltage, V _{ISO} . Use a resistor divider from V _{ISO} to the FB pin to make the V _{FB} voltage equal to the 1.25 V internal reference level using the V _{ISO} = V _{FB} × (R1 + R2)/R2 formula. The resistor divider is required even in open-loop mode to provide soft start.
18	V _{DD2}	Internal Supply Voltage Pin for the Secondary Side. When a sufficient external voltage is supplied to V _{REG} , the internal regulator regulates the V _{DD2} pin to 5.0 V. Otherwise, V _{DD2} should be in the 3.0 V to 5.5 V range. Connect a 0.1 μF bypass capacitor from V _{DD2} to GND ₂ .
20	V _{REG}	Input of the Internal Regulator to Power the Secondary Side Controller. V _{REG} should be in the 5.5 V to 15 V range to regulate the V _{DD2} output to 5.0 V.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




NOTES
 1. THE PIN LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THIS PIN TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
 *PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₁ IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₂ IS RECOMMENDED.

Figure 9. ADuM4471 Pin Configuration

Table 11. ADuM4471 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	X1	Transformer Driver Output 1.
2, 10	GND ₁	Ground Reference for Isolator Primary.
3	NC	This pin is not connected internally (see Figure 9).
4	X2	Transformer Driver Output 2.
5	V _{IA}	Logic Input A.
6	V _{IB}	Logic Input B.
7	V _{IC}	Logic Input C.
8	V _{OD}	Logic Output D.
9	V _{DDA}	Primary Supply Voltage 3.0 V to 5.5 V. Connect to V _{DD1} . Connect a 0.1 μF bypass capacitor from V _{DDA} to GND ₁ .
11, 19	GND ₂	Ground Reference for Isolator Side 2.
12	OC	Oscillator Control Pin. When OC = logic high = V _{DD2} , the secondary controller runs open-loop. To regulate the output voltage, connect a resistor between the OC pin and GND ₂ , and the secondary controller runs at a frequency of 200 kHz to 1 MHz, as programmed by the resistor value.
13	V _{ID}	Logic Input D.
14	V _{OC}	Logic Output C.
15	V _{OB}	Logic Output B.
16	V _{OA}	Logic Output A.
17	FB	Feedback Input from the Secondary Output Voltage, V _{ISO} . Use a resistor divider from V _{ISO} to the FB pin to make the V _{FB} voltage equal to the 1.25 V internal reference level using the $V_{ISO} = V_{FB} \times (R1 + R2)/R2$ formula. The resistor divider is required even in open-loop mode to provide soft start.
18	V _{DD2}	Internal Supply Voltage Pin for the Secondary Side. When a sufficient external voltage is supplied to V _{REG} , the internal regulator regulates the V _{DD2} pin to 5.0 V. Otherwise, V _{DD2} should be in the 3.0 V to 5.5 V range. Connect a 0.1 μF bypass capacitor from V _{DD2} to GND ₂ .
20	V _{REG}	Input of the Internal Regulator to Power the Secondary Side Controller. V _{REG} should be in the 5.5 V to 15 V range to regulate the V _{DD2} output to 5.0 V.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




NOTES
 1. THE PIN LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THIS PIN TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
 *PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₁ IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₂ IS RECOMMENDED.

Figure 10. ADuM4472 Pin Configuration

Table 12. ADuM4472 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	X1	Transformer Driver Output 1.
2, 10	GND ₁	Ground Reference for Isolator Primary.
3	NC	This pin is not connected internally (see Figure 10).
4	X2	Transformer Driver Output 2.
5	V _{IA}	Logic Input A.
6	V _{IB}	Logic Input B.
7	V _{OC}	Logic Output C.
8	V _{OD}	Logic Output D.
9	V _{DDA}	Primary Supply Voltage 3.0 V to 5.5 V. Connect to V _{DD1} . Connect a 0.1 μF bypass capacitor from V _{DDA} to GND ₁ .
11, 19	GND ₂	Ground Reference for Isolator Side 2.
12	OC	Oscillator Control Pin. When OC = logic high = V _{DD2} , the secondary controller runs open-loop. To regulate the output voltage, connect a resistor between the OC pin and GND ₂ , and the secondary controller runs at a frequency of 200 kHz to 1 MHz, as programmed by the resistor value.
13	V _{ID}	Logic Input D.
14	V _{IC}	Logic Input C.
15	V _{OB}	Logic Output B.
16	V _{OA}	Logic Output A.
17	FB	Feedback Input from the Secondary Output Voltage, V _{ISO} . Use a resistor divider from V _{ISO} to the FB pin to make the V _{FB} voltage equal to the 1.25 V internal reference level using the $V_{ISO} = V_{FB} \times (R1 + R2)/R2$ formula. The resistor divider is required even in open-loop mode to provide soft start.
18	V _{DD2}	Internal Supply Voltage Pin for the Secondary Side. When a sufficient external voltage is supplied to V _{REG} , the internal regulator regulates the V _{DD2} pin to 5.0 V. Otherwise, V _{DD2} should be in the 3.0 V to 5.5 V range. Connect a 0.1 μF bypass capacitor from V _{DD2} to GND ₂ .
20	V _{REG}	Input of the Internal Regulator to Power the Secondary Side Controller. V _{REG} should be in the 5.5 V to 15 V range to regulate the V _{DD2} output to 5.0 V.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




NOTES
 1. THE PIN LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THIS PIN TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
 *PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₁ IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₂ IS RECOMMENDED.

Figure 11. ADuM4473 Pin Configuration

Table 13. ADuM4473 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	X1	Transformer Driver Output 1.
2, 10	GND ₁	Ground Reference for Isolator Primary.
3	NC	This pin is not connected internally (see Figure 11).
4	X2	Transformer Driver Output 2.
5	V _{IA}	Logic Input A.
6	V _{OB}	Logic Output B.
7	V _{OC}	Logic Output C.
8	V _{OD}	Logic Output D.
9	V _{DDA}	Primary Supply Voltage 3.0 V to 5.5 V. Connect to V _{DD1} . Connect a 0.1 μF bypass capacitor from V _{DDA} to GND ₁ .
11, 19	GND ₂	Ground Reference for Isolator Side 2.
12	OC	Oscillator Control Pin. When OC = logic high = V _{DD2} , the secondary controller runs open-loop. To regulate the output voltage, connect a resistor between the OC pin and GND ₂ , and the secondary controller runs at a frequency of 200 kHz to 1 MHz, as programmed by the resistor value.
13	V _{ID}	Logic Input D.
14	V _{IC}	Logic Input C.
15	V _{IB}	Logic Input B.
16	V _{OA}	Logic Output A.
17	FB	Feedback Input from the Secondary Output Voltage, V _{ISO} . Use a resistor divider from V _{ISO} to the FB pin to make the V _{FB} voltage equal to the 1.25 V internal reference level using the $V_{ISO} = V_{FB} \times (R1 + R2)/R2$ formula. The resistor divider is required even in open-loop mode to provide soft start.
18	V _{DD2}	Internal Supply Voltage Pin for the Secondary Side. When a sufficient external voltage is supplied to V _{REG} , the internal regulator regulates the V _{DD2} pin to 5.0 V. Otherwise, V _{DD2} should be in the 3.0 V to 5.5 V range. Connect a 0.1 μF bypass capacitor from V _{DD2} to GND ₂ .
20	V _{REG}	Input of the Internal Regulator to Power the Secondary Side Controller. V _{REG} should be in the 5.5 V to 15 V range to regulate the V _{DD2} output to 5.0 V.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES
 1. THE PIN LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THIS PIN TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
 *PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₁ IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₂ IS RECOMMENDED.

Figure 12. ADuM4474 Pin Configuration

Table 14. ADuM4474 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	X1	Transformer Driver Output 1.
2, 10	GND ₁	Ground Reference for Isolator Primary.
3	NC	This pin is not connected internally (see Figure 12).
4	X2	Transformer Driver Output 2.
5	V _{OA}	Logic Output A.
6	V _{OB}	Logic Output B.
7	V _{OC}	Logic Output C.
8	V _{OD}	Logic Output D.
9	V _{DDA}	Primary Supply Voltage 3.0 V to 5.5 V. Connect to V _{DD1} . Connect a 0.1 μF bypass capacitor from V _{DDA} to GND ₁ .
11, 19	GND ₂	Ground Reference for Isolator Side 2.
12	OC	Oscillator Control Pin. When OC = logic high = V _{DD2} , the secondary controller runs open-loop. To regulate the output voltage, connect a resistor between the OC pin and GND ₂ , and the secondary controller runs at a frequency of 200 kHz to 1 MHz, as programmed by the resistor value.
13	V _{ID}	Logic Input D.
14	V _{IC}	Logic Input C.
15	V _{IB}	Logic Input B.
16	V _{IA}	Logic Input A.
17	FB	Feedback Input from the Secondary Output Voltage, V _{ISO} . Use a resistor divider from V _{ISO} to the FB pin to make the V _{FB} voltage equal to the 1.25 V internal reference level using the $V_{ISO} = V_{FB} \times (R1 + R2)/R2$ formula. The resistor divider is required even in open-loop mode to provide soft start.
18	V _{DD2}	Internal Supply Voltage Pin for the Secondary Side. When a sufficient external voltage is supplied to V _{REG} , the internal regulator regulates the V _{DD2} pin to 5.0 V. Otherwise, V _{DD2} should be in the 3.0 V to 5.5 V range. Connect a 0.1 μF bypass capacitor from V _{DD2} to GND ₂ .
20	V _{REG}	Input of the Internal Regulator to Power the Secondary Side Controller. V _{REG} should be in the 5.5 V to 15 V range to regulate the V _{DD2} output to 5.0 V.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 13. Switching Frequency (f_{sw}) vs. R_{OC} Resistance




Figure 16. 5 V Input to 5 V Output Efficiency over Temperature with Coilcraft Transformer (CR7983-CL) at 500 kHz f_{sw}




Figure 14. Typical Efficiency at 5 V Input to 5 V Output at Various Switching Frequencies with 1:2 Coilcraft Transformer (CR7983-CL)




Figure 17. Single-Supply Efficiency with Coilcraft Transformer (CR7983-CL) at 500 kHz f_{sw}




Figure 15. Typical Efficiency at 5 V Input to 5 V Output at Various Switching Frequencies with 1:2 Halo Transformer (TGSAD-260V8LF)




Figure 18. Typical Efficiency at 3.3 V Input to 5 V Output at Various Switching Frequencies with 1:3 Coilcraft Transformer (CR7984-CL)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 19. Typical Efficiency at 3.3 V In to 5 V Out over Temperature with 1:3 Coilcraft Transformer (CR7984-CL) at 500 kHz f_{SW}




Figure 22. 5 V Input to 15 V Output Efficiency over Temperature with Coilcraft Transformer (CR7984-CL) at 500 kHz f_{SW}




Figure 20. 5 V Input to 15 V Output Efficiency at Various Switching Frequencies with 1:3 Coilcraft Transformer (CR7984-CL)




Figure 23. Double-Supply Efficiency with Coilcraft Transformer (CR7985-CL) at 500 kHz f_{SW}




Figure 21. 5 V Input to 15 V Output Efficiency at Various Switching Frequencies with 1:3 Halo Transformer (TGSAD-290V8LF)




Figure 24. Typical Single-Supply I_{CH} Supply Current per Forward Data Channel (15 pF Output Load)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 25. Typical Single-Supply I_{CH} Supply Current per Reverse Data Channel (15 pF Output Load)




Figure 28. Typical Double-Supply Current I_{CH} Per Forward Data Channel (15 pF Output Load)




Figure 26. Typical Single-Supply $I_{ISO(D)}$ Dynamic Supply Current per Output Channel (15 pF Output Load)




Figure 29. Typical Double-Supply I_{CH} Supply Current per Reverse Data Channel (15 pF Output Data)




Figure 27. Typical Single-Supply $I_{ISO(D)}$ Dynamic Supply Current per Input Channel (15 pF Output Load)




Figure 30. Typical Double-Supply $I_{ISO(D)}$ Dynamic Supply Current per Output Channel (15 pF Output Load)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 31. Typical Double-Supply $I_{ISO(D)}$ Dynamic Supply Current per Input Channel




Figure 34. Typical V_{ISO} Startup 3.3 V Input to 3.3 V Output with 10 mA, 50 mA, and 250 mA Output Load




Figure 32. Typical V_{ISO} Startup 5 V Input to 5 V Output with 10 mA, 50 mA, and 400 mA Output Load




Figure 35. Typical V_{ISO} Startup 5 V Input to 15 V Output with 10 mA, 20 mA, and 100 mA Output Load




Figure 33. Typical V_{ISO} Startup 5 V Input to 3.3 V Output with 10 mA, 50 mA, and 400 mA Output Load




Figure 36. Typical V_{ISO} Load Transient Response 5 V Input to 5 V Output at 10% to 90% of 400 mA Load at 500 kHz f_{SW}

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 37. Typical V_{ISO} Load Transient Response 5 V Input to 5 V Output at 10% to 90% of 400 mA Load at 500 kHz f_{SW} with 0.1 μ F Feedback Capacitor




Figure 40. Typical V_{ISO} Load Transient Response 3.3 V Input to 3.3 V Output at 10% to 90% of 250 mA Load at 500 kHz f_{SW}




Figure 38. Typical V_{ISO} Load Transient Response 5 V Input to 3.3 V Output at 10% to 90% of 400 mA Load at 500 kHz f_{SW}




Figure 41. Typical V_{ISO} Load Transient Response 3.3 V Input to 3.3 V Output at 10% to 90% of 250 mA Load at 500 kHz f_{SW} with 0.1 μ F Feedback Capacitor




Figure 39. Typical V_{ISO} Load Transient Response 5 V Input to 3.3 V Output at 10% to 90% of 400 mA Load at 500 kHz f_{SW} with 0.1 μ F Feedback Capacitor




Figure 42. Typical V_{ISO} Load Transient Response 5 V Input to 15 V Output at 10% to 90% of 100 mA Load at 500 kHz f_{SW}

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 43. Typical V_{ISO} Load Transient Response 5 V Input to 15 V Output at 10% to 90% of 100 mA Load at 500 kHz f_{SW} with 0.1 μ F Feedback Capacitor




Figure 46. Typical V_{ISO} Output Ripple, 3.3 V Input to 3.3 V Output at 250 mA Load at 500 kHz f_{SW}




Figure 44. Typical V_{ISO} Output Ripple, 5 V Input to 5 V Output at 400 mA Load at 500 kHz f_{SW}




Figure 47. Typical V_{ISO} Output Ripple, 5 V Input to 15 V Output at 100 mA Load at 500 kHz f_{SW}




Figure 45. Typical V_{ISO} Output Ripple, 5 V Input to 3.3 V Output at 400 mA Load at 500 kHz f_{SW}

APPLICATIONS INFORMATION

TRANSFORMER DESIGN

Transformers that have been designed for use in the circuits shown in [Figure 48](#), [Figure 49](#), and [Figure 50](#) are listed in [Table 15](#). The design of a transformer for the ADuM447x can differ from some isolated dc-to-dc converter designs that do not regulate the output voltage. The output voltage is regulated by a PWM controller in the ADuM47x that varies the duty cycle of the primary side switches in response to a secondary side feedback voltage, V_{FB} , received through an isolated digital channel. The internal controller has a limit of 40% maximum duty cycle.

TRANSFORMER TURNS RATIO

To determine the transformer turns ratio, and taking into account the losses for the primary switches and the losses for the secondary diodes and inductors, the external transformer turns ratio for the ADuM447x can be calculated by

$$\frac{N_S}{N_P} = \frac{V_{ISO} + V_D}{V_{DD1(MIN)} \times D \times 2} \quad (2)$$

where:

N_S/N_P is the primary to secondary turns ratio.

V_{ISO} is the isolated output supply voltage.

V_D is the Schottky diode voltage drop (0.5 V maximum).

$V_{DD1(MIN)}$ is the minimum input supply voltage.

D is the duty cycle = 0.30 for a 30% typical duty cycle, 40% is maximum, and a multiplier factor of 2 is used for the push-pull switching cycle.

For example, using the circuit in [Figure 48](#) and the 5 V to 5 V reference design in [Table 15](#), with $V_{DD1(MIN)} = 4.5$ V, the turns ratio is $N_S/N_P = 2$.

For a similar 3.3 V input to 3.3 V output, isolated single power supply, and with $V_{DD1(MIN)} = 3.0$ V, the turns ratio is also $N_S/N_P = 2$. Therefore, the same transformer turns ratio $N_S/N_P = 2$ can be used for the three single power applications (5 V to 5 V, 5 V to 3.3 V, and 3.3 V to 3.3 V).

In [Figure 49](#), the circuit uses double windings and diode pairs to create a doubler circuit; therefore, half the output voltage, $V_{ISO}/2$, is used in the equation:

$$\frac{N_S}{N_P} = \frac{\frac{V_{ISO}}{2} + V_D}{V_{DD1(MIN)} \times D \times 2} \quad (3)$$

where:

N_S/N_P is the primary to secondary turns ratio.

$V_{ISO}/2$ is used in the equation because the circuit uses two pairs of diodes creating a doubler circuit.

V_D is the Schottky diode voltage drop (0.5 V maximum).

$V_{DD1(MIN)}$ is the minimum input supply voltage.

D is duty cycle, which equals 0.30 for a 30% typical duty cycle, 40% is maximum, and a multiplier factor of 2 is used for the push-pull switching cycle.

For example, using the circuit in [Figure 49](#) and the 5 V to 15 V reference design in [Table 15](#), with $V_{DD1(MIN)} = 4.5$ V, the turns ratio is $N_S/N_P = 3$.

In [Figure 50](#), the circuit also uses double windings and diode pairs to create a doubler circuit; however, because a positive and negative output voltage is created, V_{ISO} is used in the equation:

$$\frac{N_S}{N_P} = \frac{V_{ISO} + V_D}{V_{DD1(MIN)} \times D \times 2} \quad (4)$$

where:

N_S/N_P is the primary to secondary turns ratio.

V_{ISO} is the isolated output supply voltage and is used in the equation because the circuit uses two pairs of diodes, creating a doubler circuit with a positive and negative output.

V_D is the Schottky diode voltage drop (0.5 V maximum).

$V_{DD1(MIN)}$ is the minimum input supply voltage, and a multiplier factor of 2 is used for the push-pull switching cycle.

D is the duty cycle; in this case, a higher duty cycle of $D = 0.35$ for a 35% typical duty cycle (40% is maximum) was used in the [Figure 50](#) circuit to reduce the maximum voltages seen by the diodes for a ± 15 V supply.

For example, using the circuit in [Figure 50](#) and the +5 V to ± 15 V reference design in [Table 17](#), with $V_{DD1(MIN)} = 4.5$ V, the turns ratio is $N_S/N_P = 5$.

TRANSFORMER ET CONSTANT

The next transformer design factor to consider is the ET constant. This constant determines the minimum $V \times \mu s$ constant of the transformer over the operating temperature. ET values of $14 V \times \mu s$ and $18 V \times \mu s$ were selected for the ADuM447x designs listed in [Table 15](#) using the following equation:

$$ET(MIN) = \frac{V_{DD1(MAX)}}{f_{SW(MIN)} \times 2} \quad (5)$$

where:

$V_{DD1(MAX)}$ is the maximum input supply voltage.

$f_{SW(MIN)}$ is the minimum primary switching frequency = 300 kHz in startup, and a multiplier factor of 2 is used for the push-pull switching cycle.

TRANSFORMER PRIMARY INDUCTANCE AND RESISTANCE

Another important characteristic of the transformer for designs with the ADuM447x is the primary inductance. Transformers for the ADuM447x are recommended to have between 60 μH to 100 μH of inductance per primary winding. Values of primary inductance in this range are needed for smooth operation of the ADuM447x

APPLICATIONS INFORMATION

pulse-by-pulse current-limit circuit, which can help protect against buildup of saturation currents in the transformer. If the inductance is specified for the total of both primary windings, for example, as 400 μH , the inductance of one winding is $\frac{1}{2}$ of two equal windings, or 100 μH .

Another important characteristic of the transformer for designs with the ADuM447x is primary resistance. Primary resistance as low as is practical (less than 1 Ω) helps reduce losses and improves efficiency. The dc primary resistance can be measured and specified, and is shown for the transformers in [Table 15](#).

TRANSFORMER ISOLATION VOLTAGE

Isolation voltage and isolation type should be determined for the requirements of the application and then specified. The transformers in [Table 15](#) have been specified for 2500 V rms for supplemental or basic isolation and for 1500 V rms functional isolation. Other isolation levels and isolation voltages can be specified and requested from the manufacturers in [Table 15](#) or from other manufacturers.

SWITCHING FREQUENCY

The ADuM447x switching frequency can be adjusted from 200 kHz to 1 MHz by changing the value of the R_{OC} resistor shown in [Figure 48](#), [Figure 49](#), and [Figure 50](#). The value of the R_{OC} resistor needed for the desired switching frequency can be determined from the switching frequency vs. the R_{OC} resistance curve shown in [Figure 13](#). The output filter inductor value and output capacitor value for

the ADuM447x application schematics have been designed to be stable over the switching frequency range from 500 kHz to 1 MHz, when loaded from 10% to 90% of the maximum load.

The ADuM447x also has an open-loop mode where the output voltage is not regulated and is dependent on the transformer turns ratio, N_S/N_P , and the conditions of the output, including output load current and the losses in the dc-to-dc converter circuit. This open-loop mode is selected when the OC pin is connected high to the V_{DD2} pin. In open-loop mode, the switching frequency is 318 kHz.

TRANSIENT RESPONSE

The load transient response of the output voltage of the ADuM447x for 10% to 90% of the full load is shown in [Figure 36](#) to [Figure 43](#) for the application schematics in [Figure 48](#) to [Figure 50](#). The response shown is slow but stable and can have more output change than desired for some applications. The output voltage change with load transient has been reduced, and the output has been shown to remain stable by adding more inductance to the output circuits, as shown in the second V_{ISO} output waveform in [Figure 36](#) to [Figure 43](#).

For additional improvement in transient response, add a 0.1 μF ceramic capacitor (C_{FB}) in parallel with the high feedback resistor. As shown in [Figure 36](#) to [Figure 43](#), this value helps reduce the overshoot and undershoot during load transients.

Table 15. Transformer Reference Designs

Part No.	Manufacturer	Turns Ratio, PRI:SEC	ET Constant (V \times μs Min)	Total Primary Inductance (μH)	Total Primary Resistance (Ω)	Isolation Voltage (rms)	Isolation Type	Reference
CR7983-CL	Coilcraft	1CT:2CT	18	256	0.2	5000	Reinforced	Figure 48
CR7984-CL	Coilcraft	1CT:3CT	18	256	0.2	5000	Reinforced	Figure 49
CR7985-CL	Coilcraft	1CT:5CT	18	256	0.2	5000	Reinforced	Figure 50
TGRAD-560V8LF	Halo Electronics	1CT:2CT	14	398	0.8	5000	Supplemental	Figure 48
TGRAD-590V8LF	Halo Electronics	1CT:3CT	14	398	0.8	5000	Supplemental	Figure 49

APPLICATIONS INFORMATION

COMPONENT SELECTION

Power supply bypassing is required at the input and output supply pins. Note that a low ESR ceramic bypass capacitor of 0.1 μF is required on Side 1 between Pin 9 and Pin 10, and on Side 2 between Pin 18 and Pin 19, as close to the chip pads as possible.

The power supply section of the ADuM447x uses a high oscillator frequency to efficiently pass power through the external power transformer. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value capacitor. To suppress noise and reduce ripple, large-valued ceramic capacitors of X5R or X7R dielectric type are recommended. The recommended capacitor value is 10 μF for $V_{\text{DD}1}$ and 47 μF for V_{ISO} . These capacitors have a low ESR and are available in moderate 1206 or 1210 sizes for voltages up to 10 V. For output voltages larger than 10 V, two 22 μF ceramic capacitors can be used in parallel. See Table 16 for suggested components.

Inductors must be selected based on the value and supply current needed. Most applications with switching frequencies between 500 kHz and 1 MHz and load transients between 10% and 90% of full load are stable with the 47 μH inductor value listed in Table 16. Values as large as 200 μH can be used for power supply applications with a switching frequency as low as 200 kHz to help stabilize the output voltage or for improved load transient response (see Figure 36 to Figure 39). Inductors in a small 1212 or 1210 size are listed in Table 16 with a 47 μH value and a 0.41 A current rating to handle the majority of applications below a 400 mA load, and with a 100 μH value and a 0.34 A current rating to handle a load to 300 mA.

Schottky diodes are recommended for their low forward voltage to reduce losses and their high reverse voltage of up to 40 V to withstand the peak voltages available in the doubling circuit shown in Figure 49 and Figure 50.

Table 16. Suggested Components

Part Number	Manufacturer	Value
GRM32ER71A476KE15L	Murata	47 μF , 10 V, X7R, 1210
GRM32ER71C226KEA8L	Murata	22 μF , 16 V, X7R, 1210
GRM31CR71A106KA01L	Murata	10 μF , 10 V, X7R, 1206
MBR0540T1-D	ON Semiconductor	0.5 A, 40 V, Schottky, SOD-123
LQH3NPN470MM0	Murata	47 μH , 0.41 A, 1212
ME3220-104KL	Coilcraft	100 μH , 0.34 A, 1210
LQH6PPN470M43	Murata	47 μH , 1.10 A, 2424
LQH6PPN101M43	Murata	100 μH , 0.80 A, 2424

PRINTED CIRCUIT BOARD (PCB) LAYOUT

Note that the total lead length between the ends of the low ESR capacitor and the $V_{\text{DD}x}$ and GND_x pins must not exceed 2 mm. See Figure 51 for the recommended PCB layout.




Figure 51. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 8, thereby leading to latch-up and/or permanent damage.

The ADuM447x are power devices that dissipate about 1 W of power when fully loaded and running at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the devices primarily depend on heat dissipation into the PCB through the GND_x pins. If the devices are used at high ambient temperatures, take care to provide a thermal path from the GND_x pins to the PCB ground plane. The board layout shows enlarged pads for the GND_x pins (Pin 2 and Pin 10 on Side 1 and Pin 11 and Pin 19 on Side 2). Large diameter vias should be implemented from the pad to the ground planes and power planes to increase thermal conductivity and to reduce inductance. Multiple vias in the thermal pads can significantly reduce temperatures inside the chip. The dimensions of the expanded pads are left to the discretion of the designer and the available board space.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see Figure 52). The propagation delay to a logic low output may differ from the propagation delay to a logic high output.




Figure 52. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

APPLICATIONS INFORMATION

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM447x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM447x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1 μs, periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5 μs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 15) by the watchdog timer circuit. This situation should occur in the ADuM447x devices only during power-up and power-down operations.

The limitation on the ADuM447x magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The 3.3 V operating condition of the ADuM447x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum\pi r_n^2; n = 1, 2, \dots, N \tag{6}$$

where:

β is magnetic flux density (gauss).

N is the number of turns in the receiving coil.

r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM447x and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 53.




Figure 53. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM447x transformers. Figure 54 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 54, the ADuM447x are extremely immune and can be affected only by extremely large currents operated at a high frequency that is very close to the component. For the 1 MHz example, a 0.5 kA current needs to be placed 5 mm away from the ADuM447x to affect component operation.




Figure 54. Maximum Allowable Current for Various Current-to-ADuM447x Spacings

In combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages that are

APPLICATIONS INFORMATION

sufficiently large to trigger the thresholds of succeeding circuitry. Take care in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The V_{DDA} power supply input provides power to the *iCoupler* data channels, as well as to the power converter. For this reason, the quiescent currents drawn by the data converter and the primary and secondary I/O channels cannot be determined separately. All of these quiescent power demands have been combined into the $I_{DDA(Q)}$ current, as shown in Figure 55. The total I_{DD} supply current is equal to the sum of the quiescent operating current; the dynamic current, $I_{DDA(D)}$, demanded by the I/O channels; and any external I_{ISO} load.




Figure 55. Power Consumption Within the ADuM447x

Dynamic I/O current is consumed only when operating a channel at speeds higher than the refresh rate of f_r . The dynamic current of each channel is determined by its data rate. Figure 24 and Figure 28 show the current for a channel in the forward direction, meaning that the input is on the V_{DDA} and V_{DD2} side of the part. Figure 25 and Figure 29 show the current for a channel in the reverse direction, meaning that the input is on the V_{ISO} side of the part. Figure 24, Figure 25, Figure 28, or Figure 29 assume a typical 15 pF output load.

The following relationship allows the total I_{DD1} current to be

$$I_{DD1} = (I_{ISO} \times V_{ISO}) / (E \times V_{DD1}) + \sum I_{CHn}; n = 1 \text{ to } 4 \tag{7}$$

where:

I_{DD1} is the total supply input current.

I_{ISO} is the current drawn by the secondary side external load.

E is the power supply efficiency at the given output load from Figure 17 or Figure 23 at the V_{ISO} , V_{DDA} , and V_{DD2} condition of interest.

I_{CHn} is the current drawn by a single channel determined from Figure 24, Figure 25, Figure 28, or Figure 29, depending on channel direction.

The maximum external load can be calculated by subtracting the dynamic output load from the maximum allowable load.

$$I_{ISO(Load)} = I_{ISO(MAX)} - \sum I_{ISO(D)n}; n = 1 \text{ to } 4 \tag{8}$$

where:

$I_{ISO(Load)}$ is the current available to supply an external secondary side load.

$I_{ISO(MAX)}$ is the maximum external secondary side load current available at V_{ISO} .

$I_{ISO(D)n}$ is the dynamic load current drawn from V_{ISO} by an output or input channel, as shown for a single supply in Figure 26 or Figure 27 or for a double supply in Figure 30 or Figure 31.

The preceding analysis assumes a 15 pF capacitive load on each data output. If the capacitive load is larger than 15 pF, the additional current must be included in the analysis of I_{DD1} and $I_{ISO(Load)}$.

POWER CONSIDERATIONS

Soft Start Mode and Current-Limit Protection

When the ADuM447x first receives power from V_{DDA} , it is in soft start mode, and the output voltage, V_{ISO} , is increased gradually while it is below the start-up threshold. In soft start mode, the width of the PWM signal is increased gradually by the primary converter to limit the peak current during V_{ISO} power-up. When the output voltage is larger than the start-up threshold, the PWM signal can be transferred from the secondary controller to the primary converter, and the dc-to-dc converter switches from soft start mode to the normal PWM control mode. If a short circuit occurs, the push-pull converter shuts down for about 2 ms and then enters soft start mode. If, at the end of soft start, a short circuit still exists, the process is repeated, which is called hiccup mode. If the short circuit is cleared, the ADuM447x enters normal operation.

The ADuM447x also have a pulse-by-pulse current limit, which is active in startup and normal operation and protects the primary switches, X1 and X2, from exceeding approximately 1.2 A peak. This current limit also protects the transformer windings.

Data Channel Power Cycle

The ADuM447x data input channels on the primary side and the data input channels on the secondary side are protected from premature operation by UVLO circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive, and all input channel drivers and refresh circuits are idle. Outputs are held in a low state. This is to prevent transmission of undefined states during power-up and power-down operations.

During the application of power to V_{DDA} , the primary side circuitry is held idle until the UVLO preset voltage is reached. At that time, the data channels are initialized to their default low output state until they receive data pulses from the secondary side.

The primary side input channels sample the input and send a pulse to the inactive secondary output. The secondary side converter begins to accept power from the primary, and the V_{ISO} voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until

APPLICATIONS INFORMATION

data, either a transition or a dc refresh pulse, is received from the corresponding primary side input. It can take up to 1 μ s after the secondary side is initialized for the state of the output to correlate with the primary side input.

Secondary side inputs sample their state and transmit it to the primary side. Outputs are valid one propagation delay after the secondary side becomes active.

Because the rate of charge of the secondary side is dependent on the soft start cycle, loading conditions, input voltage, and output voltage level selected, take care in the design to allow the converter to stabilize before valid data is required.

When power is removed from V_{DDA} , the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge. The outputs on the secondary side hold the last state that they received from the primary until either the UVLO level is reached and the outputs are placed in their default low state, or the outputs detect a lack of activity from the inputs and the outputs are set to their default value before the secondary power reaches UVLO.

THERMAL ANALYSIS

The ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 consist of two internal dies attached to a split lead frame with two die attach pads. For the purposes of thermal analysis, the dies are treated as a single thermal unit, with the highest junction temperature reflected in the thermal parameter values from [Table 9](#). The thermal parameter values are based on thermal simulations with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 can operate at full load across the full temperature range without derating the output current.

θ_{JA} and θ_{JB} are mainly used to compare the thermal performance of the package of the device with other semiconductor packages when all test conditions listed are similar. θ_{JA} and θ_{JB} can be used for first order approximation of the junction temperature in the system environment.

If an accurate thermal measurement of the board temperature near the device under test or directly on the package top surface operating in the system environment is available along with the corresponding device power dissipation, then using Ψ_{JB} or Ψ_{JT} is a more appropriate way to estimate the junction temperature in the system environment. Use Ψ_{JB} when the temperature measurement point is on the board or Ψ_{JT} when it is on the package top. The junction temperature is estimated using the following equation:

$$T_J = \Psi_{Jx} \times P_d + T_x \quad (9)$$

where:

P_d is the dissipated power.

T_x is the measured temperature at location x and x is either B for the PCB or T for the package top.

The temperature measurement point for θ_{JB} and Ψ_{JB} is between Pin 6 and Pin 7 on the outer edge of the pin footprint. The temperature measurement point for Ψ_{JT} is at the center of the topside of the package.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM4470/ADuM4471/ADuM4472/ADuM4473/ADuM4474 as per IEC 60747-17.

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
RI-20-1	SOIC_IC	20-Lead Standard Small Outline Package, with Increased Creepage

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
ADUM4470ARIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4470ARIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4470CRIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4470CRIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4471ARIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4471ARIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4471CRIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4471CRIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4472ARIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4472ARIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4472CRIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4472CRIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4473ARIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4473ARIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4473CRIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4473CRIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4474ARIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4474ARIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1
ADUM4474CRIZ	-40°C to +105°C	20-Lead SOIC (Increased Creepage)		RI-20-1
ADUM4474CRIZ-RL	-40°C to +105°C	20-Lead SOIC (Increased Creepage)	Reel, 1000	RI-20-1

¹ Z = RoHS Compliant Part.

OUTLINE DIMENSIONS

NUMBER OF INPUTS AND MAXIMUM DATA RATE OPTIONS

Model ¹	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{ISO} Side	Maximum Data Rate (Mbps)
ADUM4470ARIZ	4	0	1
ADUM4470ARIZ-RL	4	0	1
ADUM4470CRIZ	4	0	25
ADUM4470CRIZ-RL	4	0	25
ADUM4471ARIZ	3	1	1
ADUM4471ARIZ-RL	3	1	1
ADUM4471CRIZ	3	1	25
ADUM4471CRIZ-RL	3	1	25
ADUM4472ARIZ	2	2	1
ADUM4472ARIZ-RL	2	2	1
ADUM4472CRIZ	2	2	25
ADUM4472CRIZ-RL	2	2	25
ADUM4473ARIZ	1	3	1
ADUM4473ARIZ-RL	1	3	1
ADUM4473CRIZ	1	3	25
ADUM4473CRIZ-RL	1	3	25
ADUM4474ARIZ	0	4	1
ADUM4474ARIZ-RL	0	4	1
ADUM4474CRIZ	0	4	25
ADUM4474CRIZ-RL	0	4	25

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

Model ¹	Description
EVAL-ADuM4471EBZ	Evaluation Board

¹ Z = RoHS Compliant Part.

Legal Terms and Conditions

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.