amu NanEyeM

Datasheet

Published by ams-OSRAM AG

Tobelbader Strasse 30, 8141 Premstaetten, Austria Phone +43 3136 500-0 ams-osram.com
© All rights reserved





Table of contents

1	Gen	eral description	4
	1.1	Key specifications	4
	1.2	Key benefits & features	5
	1.3	Electro-optical characteristics	6
	1.4	Applications	7
2	Orde	ering information	7
3	Pin	assignment	8
	3.1	Pin diagram	8
	3.2	Pin description	9
4	Abs	olute maximum ratings	10
5	Elec	trical characteristics	11
6	Fun	ctional description	12
	6.1	Sensor architecture	12
	6.2	Driving the NanEyeM	16
	6.3	Matrix readout	17
	6.4	Serial interface	
	6.5	Sensor programming	26
7	Reg	ister description	29
	7.1	Detailed register description	29
8	App	lication information	32
	8.1	Recommended LVDS receiver electronics	32
	8.2	Supply generation	33
	8.3	External components	33
9	Pac	kage drawings & markings	34
10	Тар	e & reel information	36
11	App	endix	37



	11.1	Evaluation system	. 37
12	Revi	sion information	38
13	Lega	ıl information	39



NanEyeM Miniature camera module

1 General description

NanEyeM is a miniature sized image sensor for vision applications where size is a critical factor. The ability of the camera head to drive a signal through long cables makes this the ideal component for minimal diameter endoscopes.

With a footprint of a just 1 mm², it features a 320x320 resolution with a high sensitive 2.4 - micron rolling shutter pixel, with large full well capacitance. The sensor has been specially designed for medical endoscopic applications where high SNR is mandatory. The sensor has a high frame rate of about 49 fps to permit SNR enhancement and a smooth, low delay display over a wide range of standard interfaces. On the other side the frame rate can be set as low as 4 fps for usage of extended exposure time and lower power consumption.

The sensor includes a 10-bit ADC and a bit serial LVDS data interface. The sensor is able to drive the signal through a cable length of up to 3 m.

The data line is semi duplex, such that configuration can be communicated to the sensor in the frame brake. The exposure time, dark level, analog gain and frame rate can be programmed over the serial configuration interface.

1.1 Key specifications

Table 1: Key specifications of NanEyeM

Parameter	Value	Remark
Resolution	102.4 kP, 320 (H) x 320 (V)	
Pixel size	2.4 μm x 2.4 μm	
Optical format	1/15"	
Pixel type	4T shared, FSI	
Shutter type	Rolling Shutter	
Color filters	RGB (Bayer Pattern)	
Micro lenses	Yes	
Lens stack	BF = 8 mm DOF = 4 mm to infinite EFL = 367 µm	Triple element lens
Programmable register	Sensor parameter	Exposure time, dark level, frame rate, analog gain and LVDS drive current



Parameter	Value	Remark
Programmable gain	4 steps 0.8x/1x/1.3x/2x	Analog
Exposure times	0.13 – 261 ms	@ Default main clock
ADC	10-bit	Column ADC
Frame rate	4-38 fps (5-49 fps HS mode)	Adjustable via register settings
Output interface	1x LVDS @ 63 Mbps	@ 49 Hz
Size	1050 μm x 1050 μm ±60 μm	Module including sensor, lens stack, side wall painting and cable assembly

1.2 Key benefits & features

The benefits and features of NanEyeM, Miniature camera module are listed below:

Table 2: Added value of using NanEyeM

Benefits	Features
Compact size design for applications with strict size restrictions	Footprint of 1mm² with cable assembly
Adjustable frame rate	Frame rate of 4-49 fps @ 320x320 resolution
High end optics offering reduced distortion and improved MTF, having sharp and accurate image	Integrated wafer level multi element high end performance optics
Envision the unseen	102.4k pixel resolution using 2.4µm highly sensitive pixel, with reduced noise and higher light efficiency by increased resolution
Designed with focus on cost efficiency	All-in-one cost-optimized complete camera module solution including optics & cable for easy integration, being ideal for single-use application. Pre-assembled cable eliminates the complexities of cable procurement and attachment.
Digital Interface	Possible to drive a signal through an endoscope of up to 3 m with low EMI



Electro-optical characteristics 1.3

Table 3: Electro-optical parameters(1)(2)

Parameter	RGB	Unit
Responsivity	8.9	DN/nJ/cm²
Full well capacity	6.2	ke-
Conversion gain	0.137	DN/e-
QE	42.5	%
Temporal read noise in dark / dark noise	0.84 6.1	DN e-
Dynamic range	60	dB
SNR (50% sat)	34	dB
SNR max	38.4	dB
Dark current @ 60 °C	9.2	DN/s
DSNU	0.84	DN
PRNU	1.3	%
FSD	860	DN

⁽¹⁾ Measured on a RGB sensor at 530 nm illumination, for MCLK=25 MHz setting. The values are all without software correction. The measurement methods used to get these values are those recommended by the European Machine Vision Association standard 1288 for the Machine Vision Sensors and Cameras: EMVA 1288




Figure 1: QE & responsivity (RGB)

⁽²⁾ The values show in the table are averaged values across several samples and different operating points (supply, clock speed, gain, etc).



Figure 2: MTF





Figure 3: Distortion



1.4 Applications

- Medical applications
 - Endoscopy
 - Intraoral Scanning

2 Ordering information

Part number	Q number	Ordering code	Chroma	Package	Optics	Delivery form	Delivery quantity (MOQ)
508220013	Q65114A3385	NEM_RGB_2M_FOV120_F4.0	RGB	with 2 m cable	FOV120; F4	Spool	1
508220023	Q65114A3384	NEM_RGB_2.5M_FOV120_F4.0	RGB	with 2.5 m cable	FOV120; F4	Spool	1

Information:

The module device is mounted on a flat ribbon cable, measuring up to 2.5 m in length, that connects to the base station. However, if the customer requirements are discussed, it may be possible to assemble a slightly longer cable (up to 3 m).



1

Information:

Device traceability is based on the serial numbers labeled on the spools.



CAUTION:

The device is NOT supplied sterile! Medical use of the system, not integrated into a medical device, may lead to serious harm, illness, or death!



Attention:

The NanEyeM device, as is, was not made to be waterproof or liquid proof. It should be integrated in a tool or endoscope in such way the potting material, or adhesive, would seal all sides of the camera module, except the optical front window, from direct contact with water and/or liquids. Using the device without protection has a high potential to be damaged, like scratch the side wall painting, break the cable and even get water/liquids into it.

3 Pin assignment

3.1 Pin diagram

Table 4: Pin assignment module cable (Camera Front View)

	1	2	3	4
4-wire cable	VSS	SCLK / DATA-	SDAT / DATA+	VDDA



Figure 4: 4-wire cable pinout





Figure 5: 6-wire cable flexPCB connector pinout



3.2 Pin description

Table 5: Pin description of NanEyeM

Pin number		Pin name	Pin type ⁽¹⁾	Description		
Cable 4-wire	Connector 6-wire					
	1	LED-	AO	LED cathode (optional) ⁽²⁾		
1	2	VSS	VSS	Ground supply		
2	3	SCLK / DATA-	DIO	Serial clock input, LVDS neg. output		
3	4	SDAT / DATA+	DIO	Serial data input/output, LVDS pos. output		
4	5	VDDA	Supply	Positive supply		
	6	LED+	Al	LED anode (optional)(2)		

(1) Explanation of abbreviations:

DIO Digital Input/Output
AI Analog Input
AO Analog Output

(2) The current available NanEyeM products come with a 4-wire cable as in Figure 4. These connector pins are optional in case the user would like to connect to a LED device.



4 Absolute maximum ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6: Absolute maximum ratings of NanEyeM

Symbol	Parameter	Min	Max	Unit	Comments
Electrical par	rameters				
V_{DDA}	Supply voltage to ground	-0.5	3.6	V	
V _{SCLK} , V _{SDAT}	Input pin voltage to ground	-0.5	3.6	V	
Electrostatic	discharge				
ESD _{HBM}	Electrostatic discharge HBM	±	2	kV	JEDEC JS-001-2017
Temperature	ranges and storage conditions				
T _A	Operating ambient temperature full module	15	55 ⁽¹⁾	°C	Full module incl. cable
	Silicon sensor only	0	70(1)	°C	Good image quality 15 to 55 °C only
RH _{NC}	Relative humidity (non-condensing)	5	85 ⁽¹⁾	%	
T _{STRG}	Storage temperature range	-40	30	°C	See note ⁽²⁾
RH _{NC_STRG}	Long term storage humidity	0	60	%	
t _{STRG}	Storage time		3	years	
MSL_M+CABLE	Moisture sensitivity level Lens module with cable	N/A			Not applicable as only the cable gets soldered not the module

⁽¹⁾ Long term exposure toward the maximum operating temperature will accelerate device degradation.

⁽²⁾ UV curing process is in our conviction not causing any harm to the sensor.



5 Electrical characteristics

The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. Parameters without tolerance are typical values.

Table 7: Electrical characteristics of NanEyeM

Parameter	Conditions	Min	Тур	Max	Unit
Supply voltage		3.2	3.3	3.4	V
RMS noise on VDDA				5	mV
Peak to peak noise on VDDA				20	mV
Internal pixel clock	set by mclk_mode [1:0] and high_speed[0]		1.03 2.05 4.09		MHz
Internal pixel clock high speed	set by mclk_mode [1:0] and high_speed[0]		1.31 2.59 5.22		MHz
Total power consumption	Idle mode = OFF, MCLK=31 MHz		12		mW
	Idle mode = ON		3.2		mW
am interface					
SCLK, SDAT low level input voltage		-0.3		0.4	V
SCLK, SDAT high level input voltage		VDDA -0.3		VDDA +0.3	V
Setup time for upstream configuration relative to SCLK		3			ns
Hold time for upstream configuration relative to SCLK		3			ns
SCLK frequency in LVDS				2.5	MHz
ream interface					
Common mode output voltage (DATA+/-)		1	1.4	1.8	V
LVDS output signal current,	Set by output_curr[1:0]		600 2000		μА
	Supply voltage RMS noise on VDDA Peak to peak noise on VDDA Internal pixel clock Internal pixel clock high speed Total power consumption am interface SCLK, SDAT low level input voltage SCLK, SDAT high level input voltage Setup time for upstream configuration relative to SCLK Hold time for upstream configuration relative to SCLK SCLK frequency in LVDS ream interface Common mode output voltage (DATA+/-) LVDS output signal	Supply voltage RMS noise on VDDA Peak to peak noise on VDDA Internal pixel clock Internal pixel clock high_speed[0] Set by mclk_mode [1:0] and high_speed[0] Total power consumption Idle mode = OFF, MCLK=31 MHz Idle mode = ON am interface SCLK, SDAT low level input voltage SCLK, SDAT high level input voltage Setup time for upstream configuration relative to SCLK Hold time for upstream configuration relative to SCLK SCLK frequency in LVDS ream interface Common mode output voltage (DATA+/-) LVDS output signal Set by	Supply voltage RMS noise on VDDA Peak to peak noise on VDDA Internal pixel clock Internal pixel clock high speed Idle mode = OFF, MCLK=31 MHz Idle mode = ON Idle mode = ON Idle mode = ON Idle mode = ON SCLK, SDAT low level input voltage SCLK, SDAT high level input voltage Sclup time for upstream configuration relative to SCLK Hold time for upstream configuration relative to SCLK SCLK frequency in LVDS Internal pixel clock Set by Set by Set by Set by Internal pixel clock Set by Set by Set by Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock In	Supply voltage RMS noise on VDDA Peak to peak noise on VDDA Peak to peak noise on VDDA Internal pixel clock Internal pixel clock high speed Internal pixel clock high speed[0] Internal pixel clock high speed[0] Internal pixel clock high speed[0] Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Internal pixel clock Inter	Supply voltage 3.2 3.3 3.4



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BCLK_STD	Bit clock for serial data transmission (12x Pclk)	Set by mclk_mode[1:0] and high_speed[0]		12 25 49		MHz
Bclk_Hs	Bit clock for serial data transmission high speed (12x Pclk)	set by mclk_mode[1:0] and high_speed[0]		16 31 63		MHz
JDATA	Jitter data clock		-20		20	%
	LVDS differential peak-peak swing	Zterm=120Ω		72240		mV
Tslew, rising	Output slew rate of rising edge			3		ns
T _{slew, falling}	Output slew rate of falling edge			3		ns

⁽¹⁾ _STD -> assuming High Speed bit OFF

6 Functional description

6.1 Sensor architecture

Figure 6 shows the image sensor architecture. The internal state machine generates the necessary signals for image acquisition. The image information received in the pixels (rolling shutter) is read out sequentially, row-by-row. On the pixel output, an analog gain is possible. The pixel values then passes to a column ADC cell, in which analog to digital conversion is performed. The digital signals are then read out over a LVDS.

⁽²⁾ _HS -> assuming HS Speed bit ON





Figure 6: Functional blocks of NanEyeM

6.1.1 Pixel array

The pixel array consists of 320 x 320 square rolling shutter pixels with a pitch of 2.4 μ m (2.4 μ m x 2.4 μ m). The pixel architecture used in this sensor is a 4T type structure, with two pixel vertically shared. This results in an optical area of 768 μ m x 768 μ m (1.09 mm diameter).



Figure 7: Pixel array



The pixels are designed to achieve maximum sensitivity with low noise (using CDS). Micro lenses are placed on top of the pixels for improved fill factor and quantum efficiency.

There are two electrical black pixels and two electrically saturated pixels on the upper right and lower left hand corner, which may be used to check consistency of received data.

Black pixel (1,1) can be used to compensate the black offset by subtraction it from the individual received pixel values.

6.1.2 Analog front end

The analog front end consists of 2 major parts, a column amplifier block and a column ADC block.

The column amplifier prepares the pixel signal for the column ADC. The column ADC converts the analog pixel value into a digital value. The architecture allows a full linear AD conversion of 10 bits, with a programmable conversion gain. All gain and offset settings can be programmed using the Single Ended Serial interface.



6.1.3 LVDS block

The LVDS block converts the digital data coming from the column ADC into standard serial LVDS data. During transfer of the image data, the pixel values are transmitted in bit serial manner with 12 bits and embedded clock using Manchester coding [start bit (1 bit) + data (10 bit) + stop bit (1 bit)]. The sensor has one LVDS output pair.

6.1.4 State machine

The state machine will generate all required control signals to operate the sensor. The clock is derived from an on-chip master clock generator (LVDS mode). The clock speed and so the number of transmitted frames can be set via registers bits. A detailed description of the registers and sensor programming can be found in chapter 6.4.2 and chapter 7 of this document.

6.1.5 Single ended serial interface

The single ended serial interface is used to load the registers with data. It is multiplexed with the LVDS interface, data can be sent in the frame windows of the receiving image information. The data in these registers is used by the state machine and ADC block while driving and reading out the image sensor. Features like exposure time, gain, offset and frame rate can be programmed using this interface. Chapter 6.4.2 and chapter 7 contain more details on register programming.

The sensor will start up in IDLE MODE, having the single ended serial interface active until the idle mode is deactivated.

6.1.6 Optics

The optional optics available for the sensor is a high performance miniature lens module. It will be directly mounted on the image sensor and has its best focus position defined by design, so no mechanical set of focus is needed. The front of the lens module is made of D 263®T eco clear borosilicate glass. The design is made in such a way that the surface towards the object is flat, so the lens performance is not influenced by the medium between the object and lens. Only the opening angle of the lens is reduced when the system operates in water.



6.2 Driving the NanEyeM

The NanEyeM image sensor is based on CMOS technology and is a system on chip, which means that all needed clocks and additional supplies are generated on-chip.

6.2.1 Supply voltage

The sensor operates from a single supply voltage VDDA. In addition, a VDDPIX (reset voltage for the pixels) as well as separated supplies for digital blocks are generated internally.

For reference schematic and external components please refer to chapter 8 Application information.

6.2.2 Start-up sequence

The sensor is fully self timed and operates in a free running master mode. After power up, the sensor performs an internal power on reset, and then moves to IDLE MODE, having the single ended serial upstream interface active. This gives the possibility to adjust the sensor settings, especially selecting the output mode, before disabling the idle mode and starting the image data transmission.

6.2.3 Reset sequence

No special reset sequence needed.

6.2.4 Frame rate

The frame rate can be adjusted by changing the settings for the master clock (MCLK). There is also a high speed mode available to generate even higher frame rates.



6.3 Matrix readout

To guarantee a high fill factor a pixel layout with the two vertical electrical shared pixels has been developed.

The matrix readout is according to the following sequence:

- 1. Read first row (R1.1), starting in the position (1,1) and finishing in the position (1,320)
- 2. Read second row (R1.2), starting in the position (2,1) and finishing in the position (2,320) ...
- 3. Read last row (R160.2), starting in the position (320,1) and finishing in the position (320,320)

Note that (row,column), i.e., (2,1) represents row 2 column 1.

(1,320) (320,320)

R160.2
R160.1
R159.2
R159.1

NanEyeM

320 x 320 pixel

R2.2
R2.1
R1.2
R1.1
(1,1)

Columns readout direction

(320,320)

Figure 8: Shared pixel matrix readout

6.3.1 Color filters

The color filters used for NanEyeM are applied in a Bayer pattern. The first pixel read-out, pixel (1,1), is the bottom left one and has a blue filter.




Figure 9: Colored version bayer pattern matrix

6.3.2 Sequence of operation


The NanEyeM sensor will start in INTERFACE MODE waiting for configuration and request to leave idle mode. After the request, the sensor will go to a loop of 4 modes, which are described below. The frame time is defined by the total duration of these 4 modes:

- INTERFACE MODE: during this mode, which is active during 648 PP (Pixel Period) it is
 possible to write and update the register configuration. In this mode DATA pins are used
 as SDAT and SCLK.
- **SYNC MODE**: during this mode the sensor is transmitting a training pattern to allow the sensor synchronization (duration of 656 PP).
- **DELAY MODE**: during this mode the sensor will keep the previous state during the programmed time while sending the sync pattern. The time can be programmed between 2 to 498 row periods.
- READOUT MODE: during this mode the sensor assumes that the synchronization is done
 and starts to send image data, the pixel values are transmitted in bit serial manner over an
 LVDS channel with embedded clock, or single ended depending on the selected
 transmission mode. Note that before each row a Start of Row identification is sent with the
 duration of 8 PP and that after the last row an End Of Frame is sent with the duration of 8
 PP.

The sensor transmits a synchronization pattern at least for the period of four rows, corresponding to the SYNC MODE and to the DELAY MODE (if set to the minimum programmable value). But it can transmit the pattern continuously for a longer time period, according the rows_delay[4:0] value programmed, which can take from 2 to 498 row clock period (2*328PP to 498*328PP).



Figure 10: Sequence of operation



(1) PP stands for Pixel Period, which is the time equivalent of a transmission of 12 bits.

Table 8: Matrix readout sequence

Status	Start bit	Data XOR	Interface status	Duration	Function					
MODE										
Time for serial configuration ⁽¹⁾	N/A	N/A	S_INT IN	648 PP ⁽²⁾	Serial Interface					
SYNC MODE										
Transmission of continuous 0	0	Yes	LVDS OUT	328*2 PP	Re-Synchronization					
DE										
Transmission of continuous 0	0	Yes	LVDS OUT	328*2 PP to 328*498 PP	Programmed Delay					
MODE										
Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row					
Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 1)					
Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row					
Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 2)					
Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row					
Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 3)					
	Time for serial configuration (1) Transmission of continuous 0 Transmission of continuous 0 Transmission of continuous 0 Transmission of continuous 0 Transmission of 320 pixel values Transmission of continuous 0 Transmission of continuous 0 Transmission of 320 pixel values Transmission of 320 pixel values Transmission of continuous 0 Transmission of 320 Transmission of 320 Transmission of 320	MODE Time for serial configuration (1) Transmission of continuous 0 Transmission of continuous 0 Transmission of continuous 0 Transmission of continuous 0 Transmission of 320 pixel values Transmission of continuous 0 Transmission of continuous 0 Transmission of continuous 0 Transmission of 320 pixel values Transmission of 320 pixel values Transmission of 320 pixel values Transmission of 320 1 Transmission of 320 1 Transmission of 320 1	MODE Time for serial configuration (1) Transmission of continuous 0 Transmission of 320 pixel values Transmission of 320 1 Yes Transmission of 320 Transmission of 320 1 Yes	MODE Time for serial configuration (1) Transmission of continuous 0 Transmission of 320 pixel values Transmission of continuous 0 Transmission of 320 pixel values Transmission of 320 1 Yes LVDS OUT Transmission of 320 1 Yes LVDS OUT Transmission of 320 1 Yes LVDS OUT	MODE Time for serial configuration (1) N/A N/A S_INT IN 648 PP(2) Transmission of continuous 0 0 Yes LVDS OUT 328*2 PP to 328*498 PP Transmission of continuous 0 0 Yes LVDS OUT 328*498 PP Transmission of continuous 0 1 Yes LVDS OUT 8 PP Transmission of 320 pixel values 1 Yes LVDS OUT 320 PP Transmission of 320 pixel values 1 Yes LVDS OUT 320 PP Transmission of 320 pixel values 1 Yes LVDS OUT 320 PP Transmission of 320 pixel values 1 Yes LVDS OUT 320 PP Transmission of 320 pixel values 1 Yes LVDS OUT 8 PP Transmission of 320 pixel values 1 Yes LVDS OUT 8 PP					



Phase #	Status	Start bit	Data XOR	Interface status	Duration	Function
RD R2.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
KD K2.2	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 4)
readout other	er rows					
RD R160.1	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
KD K160.1	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 319)
DD D460.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
RD R160.2	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 320)
RD EOF	Transmission of continuous 0	0	No	LVDS OUT	8 PP	End of Frame

⁽¹⁾ It is recommended to drive the data bus during the entire upstream communication phase, even if no register data is sent to the sensor. This is to avoid pick up of EMI on the lines floating during the communication phase when not driven by the application.



CAUTION:

- 1. The sensor is fully self-timed and cycles between the downstream and the upstream mode. Therefore, it is the user's responsibility to tristate the upstream drivers of the serial configuration link prior to the start of data transmission from the sensor.
- 2. Due to the limited current output from the sensor, it is not expected that conflicting drive of the data lines will permanently destroy the sensor, however this condition would seriously degrade the data integrity and is not qualified in terms of device reliability and lifetime.



Information:

Please note that the first frame after power on, or after idle mode deactivation, should be discarded, due to a wrong exposure.

⁽²⁾ When IDLE MODE is OFF. If IDLE MODE is enabled the sensor remains in this working mode until the IDLE MODE is disabled.




6.4 Serial interface

The chip features a bi-directional data interface. During transfer of the image data, the pixel values are transmitted in bit serial manner over an LVDS channel with an embedded clock. After each frame, the data interface is switched for a defined time to an upstream configuration interface. This needs synchronization every time it passes from the upstream to a new downstream mode at the image receiver side. The positive LVDS channel holds the serial configuration data, and the negative channel holds the serial interface clock.

By register configuration the downstream interface can be chosen to be LVDS type with the serial data EXOR combined with the bit clock (Manchester Code).

For any application where the sensor is used with connection cable between the sensor and the receiver, the use of the LVDS mode is recommended.


Figure 11: Data interface between sensor and proximal electronics



6.4.1 NanEyeM LVDS data interface (Downstream)

The NanEyeM image data on chip is generated as a 10-bit representation. A start and a stop bit are then added to the data. The bit serial data interface then transmits the data with 12 times the pixel frequency.

Figure 12: LVDS downstream mode





6.4.1.1 Data word

The data word is EXOR gated with the serial clock before sent bit serial according to the following scheme:

Table 9: Data word encoding

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start	Pixel	Data (10	bits)								Stop
Content	1	MSB									LSB	0

An example of this is:

- 10-bit data word: 0110001101
- Including start and stop bits: 101100011010
- 12-bit word EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 11 00 11 11 00 00 00 11 11 00 11 00 12-bit data @ data clock frequency
 - 10 01 10 10 01 01 01 10 10 01 10 01 data word result

Please note that the stop bit is missing in the last pixel data word (320, 320). Therefore, taking in consideration the previous example, the result would be the following:

- Including only the start bit for a 11-bit word: 10110001101
- 11-bit word EXOR with the data clock, plus Start bit of End of Frame (Not EXOR)
 - 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 11 00 11 11 00 00 00 11 11 00 11 11-bit data @ data clock frequency
 - 10 01 10 10 01 01 01 10 10 01 10 data word result

6.4.1.2 Training pattern word

The training pattern is transmitted during SYNC MODE and DELAY MODE, and also during READOUT MODE as Start of Row identification. It is a 12-bit word with all 0's, start and stop bit also at 0, EXOR gated with the main clock.

Table 10: Training pattern word encoding

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start	Start	Row									Stop
Content	0	0	0	0	0	0	0	0	0	0	0	0



An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 00 12-bit at 0's @ data clock frequency
 - 01 01 01 01 01 01 01 01 01 01 01 01 training pattern word result

6.4.1.3 End of frame word

The end of frame word is similar to the training pattern, it is a 12-bit word with all 0's, start and stop bit also at 0, but in this particular case it is not EXOR with main clock. It is transmitted in the end of the readout phase (READOUT MODE).

Table 11: End of frame word encoding(1)

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start	Start	Row									Stop
Content	0	0	0	0	0	0	0	0	0	0	0	0

⁽¹⁾ No EXOR with main clock!

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 0000000000000
- 12-bit word **no** EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 00 12-bit at 0's @ data clock frequency
 - 00 00 00 00 00 00 00 00 00 00 00 end of frame word result

6.4.1.4 Start of row identification


Note that the start of row identification consists in sending the training pattern (010101010101010101010101) 8 times.

After 8 times transmitting the training pattern the data transmission for a particular row starts. Note that is possible to identify a new row easily by detecting two ones after the eight training



pattern words. The ones appearance results from the last bit of the start line and the first bit of the image data (start bit XOR with data clock) as is shown below:


Figure 13: Start of row identification



6.4.1.5 End of frame identification

The End of Frame identification is sent after the last row and before the Serial Phase, it is the End of Frame word repeated 8 times.

Figure 14: End of frame identification



6.4.1.6 Re-sync identification

The Re-sync identification is sent during the SYNC MODE after the INTERFACE MODE (serial upstream configuration phase) in order to restart the sensor synchronism. It will send the training pattern word during 656 PP.

6.4.1.7 DELAY MODE identification

During DELAY MODE the training word is sent 2*328 to 498*328 times. The number of repetitions can be programmed with rows_delay[4:0].

6.4.2 Serial configuration interface (Upstream)

The serial interface is active for 648 PP (INTERFACE MODE) and consists of two 16-bit write only registers. The registers can be updated between frames by the serial data line (SDAT) and by the serial clock line (SCLK) external controlled signal. The registers are written by



sending a 4-bit update code, followed by a 3-bit register address (only register 000 and 001 are implemented), 16-bit register data and a bit fixed to "0".

Sending data to the sensor must not be done with the first clock pulse provided to the sensor. It is required to send at least one activation clock pulse upfront. It needs to be avoided to send configuration data in the last PP of the INTERFACE MODE.

All data is written MSB to LSB. Data is captured on the rising edge of SCLK. It is recommended to change SDAT on the falling edge of SCLK to guarantee maximum set-up and hold times.

The content of the input shift register is updated to the effective register once a correct update code (1001) has been received and shifted by 24 serial clocks. The input shift register is reset to all 0's, 1 SCLK clock after the code detection.

The below table indicates the sequence of writing update code, register address and register data.

Table 12: Register update sequence

# Rising edge of SCL after reset	1	2	3	4	5	6	7	8	9		22	23	24
Function	Up	date (Code		Regis	ter Addres	ss ⁽¹⁾	Regis	ter Co	ntent	(16-bit))	Reset
Content	1	0	0	1	0	0	Х	MSB				LSB	0

Register address 000 for Configuration_0 register Register address 001 for Configuration_1 register

A correct sequence must have 24 SCLK, where:

- The first 4 SCLK are for detection of a correct code (must be 1001).
- The next 3 SCLK will indicate the register to be written (000 or 001).
- The next 16 SCLK will pass the data information (from MSB to LSB).
- Finally, the last SCLK will pass the bit "0" that is used to separate words.

To signalize the end of the INTERFACE MODE, the device transmits a specific word in the last PP:

LVDS: 00 00 00 00 00 00 01 01 01 01 01



6.5 Sensor programming


This section explains how the NanEyeM can be programmed using the on-board registers.

6.5.1 Exposure time control

Exposure time is defined based on the amount of rows in reset set by user and the frame rate, which is dependent on the main clock frequency and the delay mode setting. The NanEyeM sensor features a rolling shutter, which means one row is selected for readout while a defined number of previous rows are in reset, and all the other rows are in integration.

Configuring the DELAY MODE at the beginning of each frame can be used to increase the integration time.

Figure 15: Row readout operation



The frame time is defined by a full cycle in the state-machine including the matrix readout as well as the time between frames for INTERFACE, SYNC and DELAY MODE.

Equation 1:Frame time

 $t_{frame} = t_{rows_btw_frame} + t_{rows_matrix}$

The effective exposure time thus is given by the formula:



Equation 2:Exposure time

 $t_{exp} = t_{rows_btw_frame} + t_{rows_matrix} - t_{rows_in_reset} - t_{rows_in_readout}$

 t_{exp} = The effective exposure time

 $t_{rows_btw_frames}$ = Time for of rows between frames t_{rows_matrix} = Time for active pixel matrix readout

 $t_{rows_in_reset}$ = Time of rows in reset $t_{rows_in_readout}$ = Time of rows in readout

Equation 3:Time for rows between frame

 $t_{rows_btw_frame} = t_{rows_spi} + t_{rows_sync} + t_{rows_delay}$

 $t_{rows_spi} = 648 \, PP$

 $t_{rows_sync} = 2 * 328 PP = 656 PP$

 $t_{rows_delay} = (16 * rows_delay[4:0] + 2) * 328 PP$

Equation 4:Time for active pixel matrix readout

$$t_{rows\ matrix} = 320 * 328 PP + 8 PP = 104968 PP$$

Determined by the size of the pixel matrix with 328 PP per each row.

Equation 5:Time for rows in reset


$$t_{rows\ in\ reset} = (2 * rows_in_reset[7:0] + 2) * 328 PP$$

rows_in_reset[7:0] maximum value is equal to the total number of sensor rows.

Equation 6:Time for row in readout

$$T_{rows_in_readout} = 2 * 328 PP = 656 PP$$

Figure 16: Row readout timing diagram






6.5.2 Offset and analog gain

It is a 10-bit full linear ADC. The architecture of the ADC allows programming several parameters:

- Voltage Reference for signal (vref[1:0])
- Ramp Gain (ramp_gain[1:0])
- Ramp Offset Voltage (offset_ramp[1:0])
- CDS gain (cds_gain[0])
- CDS current (bias_curr_increase[0])

See the configurable values in 7 Register description.

Figure 17: ADC settings





7 Register description

7.1 Detailed register description

Table 13: Configuration_0 register

Addr: 0	0h	Configurat	ion_0	
Bit	Bit name	Default	Access	Bit description
15:8	rows_in_reset[7:0]	80h	WO	Sets the number of rows in reset: rows_in_rst = 2*rows_in_reset[7:0]+2 Default: 258
7:6	vrst_pix[1:0]	10b	WO	Sets the pixel reset voltage: 0: 2.2 V 1: 2.4 V 2: 2.6 V (recommended) ⁽¹⁾ 3: 2.8 V
5:4	ramp_gain[1:0]	01b	WO	Sets the analogue ADC ramp gain: See Table 14
3:2	offset_ramp[1:0]	01b	WO	Sets the ramp offset (dark level) value 0: 1.9 V 1: 2 V 2: 2.1 V 3: 2.2 V (recommended) ⁽²⁾
1:0	output_curr[1:0]	01b	WO	Sets the LVDS output current 0: 600 μA 1: 1200 μA 2: 1800 μA 3: 2000 μA

 $^{(1) \}quad \text{For best performance, use this value. It is not recommended to change.} \\$

Table 14: ADC ramp gain settings

MCLK [MHz]	ramp_gain[1:0]	Ramp gain	MCLK [MHz]	ramp_gain[1:0]	Ramp gain
	00	0.79		00	0.79
12	01	0.99	_ _ 16	01	0.99
12	10	1.32	- 10	10	1.32
	11	1.97		11	1.97

⁽²⁾ It is recommended that offset_ramp[1:0] voltage to be always 0.1 V higher than vref[1:0] voltage, to guarantee the highest dynamic range, avoiding that the sensor does clips in dark.



MCLK [MHz]	ramp_gain[1:0]	Ramp gain	MCLK [MHz]	ramp_gain[1:0]	Ramp gain
	00	0.80		00	0.81
25	01	1.00	— — 31	01	1.01
	10	1.33	— 31	10	1.35
	11	2.00		11	2.03
	00	0.83		00	0.83
40	01	1.03		01	1.04
49	10	1.38	— 63	10	1.39
	11	2.07		11	2.10

Table 15: Configuration_1 register

Addr: 0	1h	Configu	ration_1	
Bit	Bit name	Default	Access	Bit description
15:11	rows_delay[4:0]	00h	WO	Sets the number of rows period in delay mode rows _{delay} = 16*rows_delay[4:0]+2 Default: 2
10	bias_curr_increase[0]	0b	WO	0: Nominal bias current1: ~2x bias current, reduces settling time for high speed applications
9	cds_gain[0]	1b	WO	0: CDS gain 1.3 (recommended) 1: CDS gain 2
8	output_mode[0]	1b	WO	0: Do not use 1: LVDS
7:6	mclk_mode[1:0]	01b	WO	Sets main clock frequency: See Table 16 0: Main clock 2x 1: Default 2: Main clock /2 3: Main clock /2
5:4	vref[1:0]	01b	WO	Sets the reference voltage for CDS: 0: 1.9 V 1: 2 V 2: 2.1 V (recommended) ⁽¹⁾ 3: 2.2 V
3:2	cvc_curr[1:0]	10b	WO	Sets the CVC current: See Table 17. Recommended to set to 01b.
1	idle_mode[0]	1b	WO	Sets the sensor to work in idle mode with lower power consumption 0: Idle mode disabled 1: Idle mode enabled
0	high_speed[0]	0b	WO	Sets clock to high speed mode: See Table 16.



Addr:	01h	Configuration_1		
Bit	Bit name	Default Access	Bit description	
			0: MCLK high speed mode off 1: MCLK high speed mode enabled	

⁽¹⁾ It is recommended that vref[1:0] voltage to be always 0.1 V lower than offset_ramp[1:0] voltage, to guarantee the highest dynamic range, avoiding that the sensor does clips in dark.

Table 16: Main clock configurations & frame rates

high_speed[0]	mclk_mode[1:0]	Description	Interface speed MCLK [MHz]	Frame rate [fps]
	00	Main clock 2x	49.1	38
0	01	Default	24.7	19
	1x	Main clock /2	12.3	9
	00	Main clock 2x	62.6	49
1	01	Default HS	31.1	24
	1x	Main clock /2	15.7	12

Table 17: CVC current settings

MCLK [MHz]	CVC_CURR[1:0]	CVC current [µA)	MCLK [MHz]	CVC_CURR[1:0]	CVC current [µA)
12	00	0.36	-	00	0.46
	01	0.79		01	1.03
12	10	0.98	- 16	10	1.29
	11	1.44	11 00	11	1.88
25	00	0.69	- - 31 -	00	0.90
	01	1.58		01	2.05
	10	1.98		10	2.59
	11	2.93		11	3.85
49	00	1.54	- - 63 -	00	1.75
	01	3.18		01	4.14
	10	4.06		10	5.30
	11	6.07		11	7.95




8 Application information

8.1 Recommended LVDS receiver electronics

The direct interface of the LVDS data to an FPGA or DSP differential input is not guaranteed. It is recommended to use a LVDS detections circuit based on a fast comparator, which fixes the LVDS signals common mode.

Figure 18: NanEyeM interface schematic (for information only)



In order to increase the robustness of the de-serialization under the presence of significant jitter, which should be expected from the on-chip oscillator, the data is EXOR combined with the data clock.

To reliably de serialize the incoming data, the receiver side should sample the data at least with 750 MHz (> 10x of the MCLK frequency) to properly detect the phase of the transitions.

When defining the drive strength of the upstream drivers in the proximal circuitry it has to be considered that the serial clock and the serial data will couple to each other over the bit lines termination resistor. To reduce noise coupling to the analog electronics the LVDS output current is configured between 600 μ A to 2 mA (by serial interface), which will guarantee a save detection and de-serialization based on very low voltage swing LVDS receiver.

Driving the serial configuration data should be carefully designed along with the cables inductance to avoid signal overshoot at the chip side. It is recommended to use slew rate-controlled drivers with a low slew rate. No distal termination of the data lines is implemented on chip.



8.2 Supply generation

Having an LDO to generate a dedicated low noise supply is recommended. It has to be kept in mind that the cable is about 7 Ω per meter length. So, for different cable length and clock speeds used it should be verified that the supply voltage at the sensor is within the required range.

8.3 External components

Figure 19: External components LVDS





Table 18: External components recommendations

Component	Description	Nominal value	Unit
C1	Power supply decoupling (host system board)	>100	nF
C2	Differential load on LVDS lines (parasitics)	<3	pF
C3	Single ended load on LVDS lines (parasitics)	<5	pF
Zterm	Impedance of LVDS termination	120	Ω



9 Package drawings & markings


Figure 20: NanEyeM with lens and cable soldered (bended) package outline drawing(1)(2)(3)(4)(5)



- (1) All dimensions are in millimeters. Angles in degrees.
- (2) If not otherwise noted all tolerances are ±0.1 mm.
- (3) This package contains no lead (Pb).
- (4) The pixels shown in the drawing are for information only. Its dimensions are not up to scale, as well as its positions are not precisely aligned with the chip.
- (5) This drawing is subject to change without notice.



Figure 21: NanEyeM flexPCB connector



- (1) All dimensions are in millimeters. Angles in degrees.
- (2) If not otherwise noted all tolerances are ± 0.1 mm.
- (3) This package contains no lead (Pb).
- (4) This drawing is subject to change without notice.




Information:

The NanEyeM mating connector (receptacle) part number is 06FLT-SM2-TB(LF)(SN).



10 Tape & reel information

Figure 22: Spool dimensions for module plus cable shipments(1)(2)(3)



- (1) All dimensions are in millimeters. Angles in degrees.
- (2) If not otherwise noted all tolerances are ±0.1 mm.
- (3) This drawing is subject to change without notice.



11 Appendix

11.1 Evaluation system

Optionally with the NanEyeM module, ams OSRAM provides a base station and software to run the device on a PC in real-time with all necessary image corrections. The complete system consists of the module, the USB interface box and the PC software. For more information, please check ams OSRAM webpage.



12 Revision information

Document status	Product status	Definition
Product Preview	Pre-development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade

Other definitions

Draft / Preliminary:

The draft / preliminary status of a document indicates that the content is still under internal review and subject to change without notice. ams-OSRAM AG does not give any warranties as to the accuracy or completeness of information included in a draft / preliminary version of a document and shall have no liability for the consequences of use of such information.

Short datasheet:

A short datasheet is intended for quick reference only, it is an extract from a full datasheet with the same product number(s) and title. For detailed and full information always see the relevant full datasheet. In case of any inconsistency or conflict with the short datasheet, the full datasheet shall prevail.

Changes from previous released version to current revision v3-00	Page
Document contents were transferred to new ams OSRAM datasheet template	
Key Specification table moved to Section 1	4-5
Updated Key Benefits & Features table	5
Electro-Optical Characteristics Info moved to Section 1	6-7
Added Q numbers	7
Block Diagram moved to Section 6	13
Added info about first frame	20
Added info about last pixel missing stop bit	22
Register Setting Vrst_pix maximum voltage value correction	29
Added info about pixel position relative to the footprint	34
Corrected typo on connector mechanical drawing	35
Added info about NanEyeM connector receptable	35

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.



13 Legal information

Copyright & disclaimer

Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services.

Product and functional safety devices/applications or medical devices/applications:

ams-OSRAM AG components are not developed, constructed or tested for the application as safety relevant component or for the application in medical devices. ams-OSRAM AG products are not qualified at module and system level for such application.

In case buyer – or customer supplied by buyer – considers using ams-OSRAM AG components in product safety devices/applications or medical devices/applications, buyer and/or customer has to inform the local sales partner of ams-OSRAM AG immediately and ams-OSRAM AG and buyer and/or customer will analyze and coordinate the customer-specific request between ams-OSRAM AG and buyer and/or customer.

ams OSRAM semiconductor RoHS compliance statement

RoHS compliant: The term RoHS compliant means that ams-OSRAM AG semiconductor products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials.

Important information: The information provided in this statement represents ams-OSRAM AG knowledge and belief as of the date that it is provided. ams-OSRAM AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams-OSRAM AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams-OSRAM AG and ams-OSRAM AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters Please visit our website at ams-osram.com

ams-OSRAM AG For information about our products go to Products

Tobelbader Strasse 30 For technical support use our Technical Support Form

8141 Premstaetten For feedback about this document use Document Feedback

Austria, Europe For sales offices and branches go to Sales Offices / Branches

Tel: +43 (0) 3136 500 0 For distributors and sales representatives go to Channel Partners